

54LS195A/DM74LS195A 4-Bit Parallel Access Shift Register

General Description

This 4-bit register features parallel inputs, parallel outputs, J- \overline{K} serial inputs, shift/load control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The registers have two modes of operation:

Parallel (broadside) load

Shift (in the direction QA toward QD)

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.


Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the $J-\overline{K}$ inputs. These inputs permit the first stage to perform as a $J-\overline{K}$, D, or T-type flip-flop as shown in the truth table.

Features

- Synchronous parallel load
- Positive-edge-triggered clocking
- Parallel inputs and outputs from each flip-flop
- Direct overriding clear
- J and K inputs to first stage
- Complementary outputs from last stage
- For use in high-performance: accumulators/processors serial-to-parallel, parallel-to-serial converters
- Typical clock frequency 39 MHz
- Typical power dissipation 70 mW

Connection Diagram

Dual-In-Line Package



TL/F/6408-1

Order Number 54LS195ADMQB, 54LS195AFMQB, 54LS195ALMQB, DM74LS195AM or DM74LS195AN See NS Package Number E20A, J16A, M16A, N16E or W16A

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

 54LS
 -55°C to +125°C

 DM74LS
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS195A	١		Units			
Cymbol	rarameter	Min	Nom	Max	Min	Nom	Max	Jiilo	
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧	
VIH	High Level Input Voltage		2			2			٧
VIL	Low Level Input Voltage				0.7			0.8	٧
Іон	High Level Output Currer			-0.4			-0.4	mA	
loL	Low Level Output Curren			4			8	mA	
fCLK	Clock Frequency (Note 1)	30		0	0		30	MHz
	Clock Frequency (Note 2)	30		0	0		25	MHz
t _W	Pulse Width (Note 3)	Clock	16			16			ns
		Clear	14			12			
tsu	Setup Time	Shift/Load	25			25			ns
	(Note 3)	Data	15			15			113
tH	Hold Time (Note 3)	0			0			ns	
t _{REL}	Shift/Load Release Time	10			10			ns	
	Clear Release Time (Not	25			25				
TA	Free Air Operating Temp	-55		125	0		70	°C	

Note 1: $C_L = 15$ pF, $T_A = 25$ °C and $V_{CC} = 5V$.

Note 2: $C_L = 50$ pF, $R_L = 2 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5\text{V}$.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units	
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			v
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74LS	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74LS		0.35	0.5	
		I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4		
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 5)	DM74LS	-20		-100	
lcc	Supply Current	V _{CC} = Max, (Note 6)			14	21	mA

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all inputs open, SHIFT/LOAD grounded, and 4.5V applied to the J, \overline{K} , and data inputs, I_{CC} is measured by applying a momentary ground, then 4.5V to the CLEAR and then applying a momentary ground then 4.5V to the CLOCK.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


			54	ILS	DM7		
Symbol	Parameter	From (Input) To (Output)	C _L =	15 pF	$egin{aligned} \mathbf{R_L} &= 2 \mathbf{k} \Omega \ \mathbf{C_L} &= 50 \mathbf{pF} \end{aligned}$		Units
			Min		Min	Max	
f _{MAX}	Maximum Clock Frequency		30		25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q		21		26	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		24		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		26		38	ns

Function Table

Inputs								Outputs					
Clear	Shift/ Load	Clock	Se	rial	Parallel				QA	Q_{B}	Qc	Q_{D}	$\overline{\mathbf{Q}}_{D}$
			J	K	Α	В	С	D	G _A	ω _В	<u> </u>	чь	чυ
L	Х	Х	X	X	Х	Х	X	Х	L	L	L	L	Н
H	L	1	X	Х	а	b	С	d	a	b	С	d	d
Н	Н	L	X	X	X	X	X	X	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}	\overline{Q}_{D0}
Н	Н	1	L	Н	X	X	X	X	Q _{A0}	Q_{A0}	Q_{Bn}	Q_{Cn}	\overline{Q}_{Cn}
Н	Н	1 1	L	L	X	X	Х	Х	L	Q_{An}	Q_{Bn}	Q_{Cn}	\overline{Q}_{Cn}
Н	Н	↑	Н	Н	X	X	X	X	Н	Q_{An}	Q_{Bn}	Q_{Cn}	\overline{Q}_{Cn}
Н	Н	↑	H	L	X	X	Х	X	Q _{An}	Q_{An}	Q_{Bn}	Q_{Cn}	$\overline{\mathbb{Q}}_{Cn}$

H = High Level (steady state), L = Low Level (steady state), X = Don't Care (any input, including transitions)

Logic Diagram



TL/F/6408-2

^{↑ =} Transition from low to high level

a, b, c, d = The level of steady state input at A, B, C, or D, respectively.

Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} = The level of Q_A, Q_B, Q_C, or Q_D, respectively, before the indicated steady state input conditions were established.

 Q_{An} , Q_{Bn} , Q_{Cn} = The level of Q_{A} , Q_{B} , Q_{C} , respectively, before the most recent transition of the clock.



QB___

CLEAR

OUTPUTS

Typical Clear, Shift, and Load Sequences CLOCK CLEAR SERIAL SHIFT / LOAD A B L L DATA INPUTS C H

SERIAL SHIFT

LOAD

TL/F/6408-3

SERIAL SHIFT-