
# National Semiconductor

## DM74LS196 Presettable Decade Counter

## **General Description**

The 'LS196 decade ripple counter is partitioned into divideby-two and divide-by-five sections which can be combined to count either in BCD (8421) sequence or in a bi-quinary mode producing a 50% duty cycle output. Both circuit types have a Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (Pn) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when  $\overline{PL}$  is LOW and storing the data when  $\overline{PL}$  is HIGH. In the counting modes, state changes are initiated by the falling edge of the clock.


## **Connection Diagram**



### Features

- High counting rates—typically 60 MHz
- Choice of counting modes—BCD, bi-quinary, binary
- Asynchronous preset and master reset

## Logic Symbol



TL/F/10179-1 Order Number DM74LS196M or DM74LS196N See NS Package Number M14A or N14A

Pin Names	Description
CP0	÷2 Section Clock Input
	(Active Falling Edge)
CP1	÷5 Section Clock Input
	(Active Falling Edge)
MR	Asynchronous Master Reset Input
	(Active LOW)
P0-P3	Parallel Data Inputs
PL	Asynchronous Parallel Load Input
	(Active LOW)
Q0-Q3	Flip-Flop Outputs

#### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter	DM74LS196			Units	
oymbol .	rarameter	Min Nom		Max	Units	
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V	
VIH	High Level Input Voltage	2			v	
VIL	Low Level Input Voltage			0.8	v	
юн	High Level Output Current			-0.4	mA	
IOL	Low Level Output Current			8	mA	
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW Pn to PL	8 12			ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW Pn to PL	0 6			ns	
t <sub>w</sub> (H)	CP0 Pulse Width HIGH	12			ns	
t <sub>w</sub> (H)	CP1 Pulse Width HIGH	24	*		ns	
t <sub>w</sub> (L)	PL Pulse Width LOW	18			ns	
t <sub>w</sub> (L)	MR Pulse Width LOW	12			ns	
t <sub>rec</sub>	Recovery Time PL to CPn	16			ns	
t <sub>rec</sub>	Recovery Time MR to CPn	18			ns	

#### Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	v
VOH	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max, V_{IL} = Max$	2.7	3.4		V
VOL	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max, V_{IH} = Min$		0.35	0.5	v
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4	v
lj –	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$			0.1	mA
Iн	High Level Input Current	$V_{CC} = Max, V_I = 5.5V, \overline{CP}1$			40	μA
Iμ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
los	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	-20		-100	mA
lcc	Supply Current	V <sub>CC</sub> = Max, V <sub>IN</sub> = GND			20	mA

Note 1: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

#### **Switching Characteristics**

 $V_{CC} = +5.0V$ ,  $T_A = +25^{\circ}C$  (See Section 1 for waveforms and load configurations)


Symbol	Parameter	R <sub>L</sub> = 2k C <sub>L</sub> = 15 pF		Units	
		Min	Max		
f <sub>max</sub>	Maximum Count Frequency at CP0	45		MHz	
f <sub>max</sub>	Maximum Count Frequency at CP1	22.5		MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP0 to Q0		15 15	ns	
t <sub>PLH</sub> Propagation Delay t <sub>PHL</sub> CP1 to Q1			15 15	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP1 to Q2		34 34	ns	
t <sub>PLH</sub> tPHL	Propagation Delay CP1 to Q3		15 21	ns	
t <sub>PLH</sub> Propagation Delay t <sub>PHL</sub> Pn to Qn			25 35	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay PL to Qn		31 37	ns	
t <sub>PHI</sub>	t <sub>PHL</sub> Propagation Delay MR to Qn		42	ns	

#### **Functional Description**

The '196 and '197 are asynchronous presettable decade and binary ripple counters. The '196 decade counter is partitioned into divide-by-two and divide-by-five sections while the '197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH-to-LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The CP0 input serves the Q0 flip-flop in both circuit types while the CP1 input serves the divide-by-five or divideby-eight section. The Q0 output is designed and specified to drive the rated fan-out plus the CP1 input. With the input frequency connected to  $\overline{CP0}$  and with Q0 driving  $\overline{CP1}$ , the '197 forms a straight forward modulo-16 counter, with Q0 the least significant output and Q3 the most significant output.

The '196 decade counter can be connected up to operate in two different count sequences. With the input frequency connected to  $\overrightarrow{CP0}$  and with Q0 driving  $\overrightarrow{CP1}$ , the circuit counts in the BCD (8421) sequence. With the input frequency connected to  $\overrightarrow{CP1}$  and Q3 driving  $\overrightarrow{CP0}$ , Q0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The '196 and '197 have an asynchronous active LOW Master Reset input ( $\overline{\rm MR}$ ) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input ( $\overline{\rm PL}$ ) overrides the clock inputs and loads the data from Parallel Data (P0–P3) inputs into the flip-flops. While  $\overline{\rm PL}$  is LOW, the counters act as transparent latches and any change in the Pn inputs will be reflected in the outputs. In order for the intended parallel data to be entered and stored, the recommended setup and hold times with respect to the rising edge of  $\overline{\rm PL}$  should be observed.




TL/F/10179-4

4

3

7



TL/F/10179-5

#### Mode Select Table

Inputs			Response
MR	PL	CP	Пеаропае
L	х	х	Qn forced LOW
н	L	Х	Pn → Qn
н	н	$\sim$	Count Up

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial