



54LS378/DM74LS378 Parallel D Register with Enable


General Description

The 'LS378 is a 6-bit register with a buffered common enable. This device is similar to the 'LS174, but with common Enable rather than common Master Reset.

Features

- 6-bit high speed parallel register
- Positive edge-triggered D-type inputs
- Fully buffered common clock and enable inputs
- Input clamp diodes limit high speed termination effects
- Full TTL and CMOS compatible


Connection Diagram



TL/F/9832-1

Order Number 54LS378DMQB, 54LS378FMQB,
DM74LS378M or DM74LS378N
See NS Package Number J16A, M16A, N16E or W16A

Logic Symbol



V_{CC} = Pin 16
GND = Pin 8

TL/F/9832-2

Pin Names	Description
$\bar{E}$	Enable Input (Active LOW)
D0–D5	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
Q0–Q5	Flip-Flop Outputs

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	10V
Operating Free Air Temperature Range	
54LS	−54°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	−65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS378			DM74LS378			Units
		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
I _{OH}	High Level Output Current			−0.4			−0.4	mA
I _{OL}	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	−55		125	0		70	°C
t _s (H)	Setup Time HIGH, D _n to CP	20			20			ns
t _h (H)	Hold Time HIGH, D _n to CP	5.0			5.0			ns
t _s (L)	Setup Time LOW, D _n to CP	20			20			ns
t _h (L)	Hold Time LOW, D _n to CP	5.0			5.0			ns
t _s (H)	Setup Time HIGH, $\bar{E}$ to CP	30			30			ns
t _h (H)	Hold Time HIGH, $\bar{E}$ to CP	5.0			5.0			ns
t _s (L)	Setup Time LOW, $\bar{E}$ to CP	30			30			ns
t _h (L)	Hold Time LOW, $\bar{E}$ to CP	5.0			5.0			ns
t _w (H)	CP Pulse Width HIGH	20			20			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = −18 mA			−1.5	V
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max, V _{IL} = Max	54LS 2.5 DM74 2.7	3.4		V
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max, V _{IH} = Min	54LS DM74	0.35	0.4 0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74	0.25	0.4	
I _I	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V			0.1	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.7V			20.0	μA
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.4V			−0.4	mA
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 2)	54LS −20 DM74 −20		−100 −100	mA
I _{CC}	Supply Current	V _{CC} = Max D _n ; $\bar{E}$ = GND, CP = 			22	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

$V_{CC} = +5.0V$, $T_A = +25^\circ C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	2 k Ω , C _L = 15 pF		Units
		Min	Max	
f_{max}	Maximum Clock Frequency	30		MHz
t_{PLH}	Propagation Delay		27	ns
t_{PHL}	CP to Q _n		27	

Functional Description

The 'LS378 consists of eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable ($\bar{E}$) inputs are common to all flip-flops.

When the $\bar{E}$ input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the $\bar{E}$ input is HIGH the register will retain the present data independent of the CP input.

Truth Table


Inputs			Output
$\bar{E}$	CP	D _n	Q _n
H		X	No change
L		H	H
L		L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Diagram



TL/F/9832-9