



DM54LS380A/DM74LS380A Multifunction Octal Register

General Description

The 'LS380A is an 8-bit synchronous register with parallel load, load complement, preset, clear and hold capacity. Four control inputs ($\overline{LD}$, POL , $\overline{CLR}$, $\overline{PR}$) provide one of four operations which occur synchronously on the rising edge of the clock (CK). The 'LS380A combines the features of the 'LS374, 'LS377, 'LS273 and 'LS534 into a single 300 mil wide package.


The LOAD operation loads the inputs (D7–D0) into the output register (Q7–Q0), when POL is HIGH, or loads the complement of the inputs when POL is LOW. The CLEAR operation resets the output register to all LOWs. The PRESET operation presets the output register to all HIGHs. The HOLD operation holds the previous value regardless of clock transitions. CLEAR overrides PRESET, PRESET overrides LOAD, and LOAD overrides HOLD.

The output register (Q7–Q0) is enabled when $\overline{OE}$ is LOW and disabled (HI–Z) when $\overline{OE}$ is HIGH. The output drivers will sink 24 mA required for many bus interface standards.

Features

- Octal Register for general purpose interfacing applications
- 8 bits match byte boundaries
- Low current PNP inputs reduce loading
- Bus-structured pinout
- TRI-STATE® outputs
- 24-pin SKINNYDIP saves space

Connection Diagram



TL/L/10229-1

Order Number DM54LS380AJ, DM74LS380AJ, DM74LS380AN or DM74LS380AV
See NS Package Number J24F, N24C or V28A

Function Table

$\overline{OC}$	CLK	$\overline{CLR}$	$\overline{PR}$	$\overline{LD}$	POL	D7–D0	Q7–Q0	Operation
H	X	X	X	X	X	X	Z	HI–Z
L	↑	L	X	X	X	X	L	CLEAR
L	↑	H	L	X	X	X	H	PRESET
L	↑	H	H	H	X	X	Q	HOLD
L	↑	H	H	L	H	D	D	LOAD true
L	↑	H	H	L	L	D	$\overline{D}$	LOAD comp

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_{CC} Supply Voltage	7V
Input Voltage	5.5V
Off-State Output Voltage	5.5V

Storage Temperature	-65°C to +150°C
ESD Tolerance	>1000V
Czap = 100 pF	
Rzap = 1500Ω	
Test Method: Human Body Model	
Test Specification: NSC SOP 5-028	

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Typ	Max	Min	Typ	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55	25		0	25	75	°C
T_C	Operating Case Temperature			125				°C

Electrical Characteristics Series 24A Over Recommended Operating Temperature Range

Symbol	Parameter	Test Conditions			Min	Typ	Max	Units
V _{IH}	High Level Input Voltage	(Note 2)			2			V
V _{IL}	Low Level Input Voltage	(Note 2)					0.8	V
V _{IC}	Input Clamp Voltage	V _{CC} = Min, I _I = −18 mA				−0.8	−1.5	V
V _{OH}	High Level Output Voltage	V _{CC} = Min V _{IL} = 0.8V V _{IH} = 2V	I _{OH} = −2 mA	MIL	2.4	2.9		V
			I _{OH} = −3.2 mA	COM				
V _{OL}	Low Level Output Voltage	V _{CC} = Min V _{IL} = 0.8V V _{IH} = 2V	I _{OL} = 12 mA	MIL		0.3	0.5	V
			I _{OL} = 24 mA	COM				
I _{OZH}	Off-State Output Current (Note 3)	V _{CC} = Max V _{IL} = 0.8V V _{IH} = 2V	V _O = 2.4V				100	μA
I _{OZL}			V _O = 0.4V				−100	μA
I _I	Maximum Input Current	V _{CC} = Max, V _I = 5.5V					1	mA
I _{IH}	High Level Input Current (Note 3)	V _{CC} = Max, V _I = 2.4V					25	μA
I _{IL}	Low Level Input Current (Note 3)	V _{CC} = Max, V _I = 0.4V				−0.04	−0.25	mA
I _{OS}	Output Short-Circuit Current	V _{CC} = 5V	V _O = 0V (Note 4)		−30	−70	−130	mA
I _{CC}	Supply Current	V _{CC} = Max				135	180	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 3: I/O leakage as the worst case of I_{OZX} or I_{IX} , e.g., I_{IL} and I_{OZL} .

Note 4: During I_{OS} measurement, only one output at a time should be grounded. Permanent damage otherwise may result.


Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions	Military			Commercial			Units
			Min	Typ	Max	Min	Typ	Max	
t_S	Set-Up Time from Input		40	20		30	20		ns
t_W	Width of Clock	High	20	7		15	7		ns
		Low	35	15		25	15		ns
t_H	Hold Time		0	-15		0	-15		ns
T_{clk}	Clock to Output	$C_L = 50 \text{ pF}$		10	25		10	15	ns
T_{pzx}	Output Enable Delay	$C_L = 50 \text{ pF}$		19	35		19	30	ns
T_{pxz}	Output Disable Delay	$C_L = 5 \text{ pF}$		15	35		15	30	ns
f_{max}	Maximum Frequency		15.3	32		22.2	32		MHz


Test Load



Schematic of Inputs and Outputs



Test Waveforms




Note A: $V_T = 1.5V$.


Note B: C_L includes probe and jig capacitance.

Note C: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.


Pulse Width



Enable and Disable



Logic Diagram



TL/L/10229-7