



# DM54LS380A/DM74LS380A Multifunction Octal Register

## General Description

The 'LS380A is an 8-bit synchronous register with parallel load, load complement, preset, clear and hold capacity. Four control inputs (LD, POL, CLR, PR) provide one of four operations which occur synchronously on the rising edge of the clock (CK). The 'LS380A combines the features of the 'LS374, 'LS377, 'LS273 and 'LS534 into a single 300 mil wide package.


The LOAD operation loads the inputs (D7-D0) into the output register (Q7-Q0), when POL is HIGH, or loads the compliment of the inputs when POL is LOW. The CLEAR operation resets the output register to all LOWs. The PRESET operation presets the output register to all HIGHS. The HOLD operation holds the previous value regardless of clock transitions. CLEAR overrides PRESET, PRESET overrides LOAD, and LOAD overrides HOLD.

The output register (Q7-Q0) is enabled when  $\overline{OE}$  is LOW and disabled (HI-Z) when  $\overline{OE}$  is HIGH. The output drivers will sink 24 mA required for many bus interface standards.

## Features

- Octal Register for general purpose interfacing applications
- 8 bits match byte boundaries
- Low current PNP inputs reduce loading
- Bus-structured pinout
- TRI-STATE® outputs
- 24-pin SKINNYDIP saves space

## Connection Diagram



TL/L/10229-1

Order Number DM54LS380AJ, DM74LS380AJ, DM74LS380AN or DM74LS380AV  
See NS Package Number J24F, N24C or V28A

## Function Table

| $\overline{OC}$ | CLK | $\overline{CLR}$ | PR | LD | POL | D7-D0 | Q7-Q0          | Operation |
|-----------------|-----|------------------|----|----|-----|-------|----------------|-----------|
| H               | X   | X                | X  | X  | X   | X     | Z              | HI-Z      |
| L               | ↑   | L                | X  | X  | X   | X     | L              | CLEAR     |
| L               | ↑   | H                | L  | X  | X   | X     | H              | PRESET    |
| L               | ↑   | H                | H  | H  | X   | X     | Q              | HOLD      |
| L               | ↑   | H                | H  | L  | H   | D     | D              | LOAD true |
| L               | ↑   | H                | H  | L  | L   | D     | $\overline{D}$ | LOAD comp |

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

|                                |      |                               |  |
|--------------------------------|------|-------------------------------|--|
| V <sub>CC</sub> Supply Voltage | 7V   | Storage Temperature           | -65°C to +150°C  |
| Input Voltage                  | 5.5V | ESD Tolerance                 | >1000V   |
| Off-State Output Voltage       | 5.5V | Czap = 100 pF<br>Rzap = 1500Ω | Test Method: Human Body Model<br>Test Specification: NSC SOP 5-028 |

**Recommended Operating Conditions**

| Symbol          | Parameter                      | Military |     |     | Commercial |     |      | Units |
|-----------------|--------------------------------|----------|-----|-----|------------|-----|------|-------|
|                 |                                | Min      | Typ | Max | Min        | Typ | Max  |       |
| V <sub>CC</sub> | Supply Voltage                 | 4.5      | 5   | 5.5 | 4.75       | 5   | 5.25 | V     |
| T <sub>A</sub>  | Operating Free-Air Temperature | -55      | 25  |     | 0          | 25  | 75   | °C    |
| T <sub>C</sub>  | Operating Case Temperature     |          |     | 125 |            |     |      | °C    |

**Electrical Characteristics** Series 24A Over Recommended Operating Temperature Range

| Symbol           | Parameter                         | Test Conditions                                 |                              |     | Min | Typ   | Max   | Units |  |  |
|------------------|-----------------------------------|---|------------------------------|-----|-----|-------|-------|-------|--|--|
| V <sub>IH</sub>  | High Level Input Voltage          | (Note 2)  |                              |     | 2   |       |       | V     |  |  |
| V <sub>IL</sub>  | Low Level Input Voltage           | (Note 2)  |                              |     |     |       | 0.8   | V     |  |  |
| V <sub>IC</sub>  | Input Clamp Voltage               | V <sub>CC</sub> = Min, I <sub>II</sub> = -18 mA |                              |     |     | -0.8  | -1.5  | V     |  |  |
| V <sub>OH</sub>  | High Level Output Voltage         | V <sub>CC</sub> = Min                           | I <sub>OH</sub> = -2 mA      | MIL | 2.4 | 2.9   |       | V     |  |  |
|                  |                                   | V <sub>IL</sub> = 0.8V                          | I <sub>OH</sub> = -3.2 mA    | COM |     |       |       |       |  |  |
| V <sub>OL</sub>  | Low Level Output Voltage          | V <sub>CC</sub> = Min                           | I <sub>OL</sub> = 12 mA      | MIL |     | 0.3   | 0.5   | V     |  |  |
|                  |                                   | V <sub>IL</sub> = 0.8V                          | I <sub>OL</sub> = 24 mA      | COM |     |       |       |       |  |  |
| I <sub>OZH</sub> | Off-State Output Current (Note 3) | V <sub>CC</sub> = Max                           | V <sub>O</sub> = 2.4V        |     |     |       | 100   | μA    |  |  |
| I <sub>OZL</sub> |                                   | V <sub>IL</sub> = 0.8V                          | V <sub>O</sub> = 0.4V        |     |     |       | -100  | μA    |  |  |
| I <sub>I</sub>   | Maximum Input Current             | V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V    |                              |     |     |       | 1     | mA    |  |  |
| I <sub>IH</sub>  | High Level Input Current (Note 3) | V <sub>CC</sub> = Max, V <sub>I</sub> = 2.4V    |                              |     |     |       | 25    | μA    |  |  |
| I <sub>IL</sub>  | Low Level Input Current (Note 3)  | V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V    |                              |     |     | -0.04 | -0.25 | mA    |  |  |
| I <sub>OS</sub>  | Output Short-Circuit Current      | V <sub>CC</sub> = 5V                            | V <sub>O</sub> = 0V (Note 4) |     | -30 | -70   | -130  | mA    |  |  |
| I <sub>CC</sub>  | Supply Current                    | V <sub>CC</sub> = Max                           |                              |     |     | 135   | 180   | mA    |  |  |

**Note 1:** Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

**Note 2:** These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


**Note 3:** I/O leakage as the worst case of IOZX or IIx, e.g., I<sub>IL</sub> and IOZL.

**Note 4:** During I<sub>OS</sub> measurement, only one output at a time should be grounded. Permanent damage otherwise may result.

## Switching Characteristics Over Recommended Operating Conditions


| Symbol    | Parameter              | Test Conditions       | Military |     |     | Commercial |     |     | Units |
|-----------|------------------------|-----------------------|----------|-----|-----|------------|-----|-----|-------|
|           |                        |                       | Min      | Typ | Max | Min        | Typ | Max |       |
| $t_S$     | Set-Up Time from Input |                       | 40       | 20  |     | 30         | 20  |     | ns    |
| $t_W$     | Width of Clock         | High                  |          | 20  | 7   |            | 15  | 7   |       |
|           |                        | Low                   |          | 35  | 15  |            | 25  | 15  |       |
| $t_H$     | Hold Time              |                       | 0        | -15 |     | 0          | -15 |     | ns    |
| $T_{clk}$ | Clock to Output        | $C_L = 50 \text{ pF}$ |          | 10  | 25  |            | 10  | 15  | ns    |
| $T_{pxz}$ | Output Enable Delay    | $C_L = 50 \text{ pF}$ |          | 19  | 35  |            | 19  | 30  | ns    |
| $T_{pzx}$ | Output Disable Delay   | $C_L = 5 \text{ pF}$  |          | 15  | 35  |            | 15  | 30  | ns    |
| $f_{max}$ | Maximum Frequency      |                       | 15.3     | 32  |     | 22.2       | 32  |     | MHz   |

### Test Load




MIL  
R1 = 390  
R2 = 750  
  
COM'L  
R1 = 200  
R2 = 390

### Schematic of Inputs and Outputs



### Test Waveforms

#### Set-Up and Hold




Note A:  $V_t = 1.5V$ .


Note B:  $C_L$  includes probe and jig capacitance.

Note C: In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

#### Pulse Width




#### Enable and Disable



## Logic Diagram

LS380A



TL/L/10229-7