# LS390


# National Semiconductor

## DM74LS390 Dual 4-Bit Decade Counter

### **General Description**

Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single package. The 'LS390 incorporates dual divide-by-two and divide-by-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The 'LS390 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

### **Connection Diagram**



### Features

- Dual version of the popular 'LS90
- 'LS390 ... individual clocks for A and B flip-flops provide dual ÷ 2 and ÷ 5 counters
- Direct clear for each 4-bit counter
- Dual 4-bit version can significantly improve system densities by reducing counter package count by 50%
- Typical maximum count frequency ... 35 MHz
- Buffered outputs reduce possibility of collector commutation

### **Function Tables**

### **BCD Count Sequence** (Each Counter) (See Note A) Outputs Count QD QA QC QB 0 L L 1 L 1 L L L н 2 L L н L з L н L н н 4 L L L 5 н L н L 6 L н н L 7 н н н L 8 н L L L н 9 L L н Bi-Quinary (5-2) (Each Counter) (See Note B) Outpute

	Count		Qui	pula	
	oount	QA	QD	QC	QB
	0	L	L	L	L
	1	L	L	L	н
1	2 3	L	L	н	L
	3	L	L	н	н
	4 5	L	н	L	L
ļ	5	н	L	L	L
1	6 7	Н	L	L	н
i	7	н	L	н	L
ļ	8	н	L	н	н
	9	н	н	L	L

Note A: Output  $Q_A$  is connected to input B for BCD count. Note B: Output  $Q_D$  is connected to input A for Bi-quinary count. Note C: H = High Level, L = Low Level.

### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	
Clear	7V
A or B	5.5V
Operating Free Air Temperature Range	
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter			DM74LS390			
Symbol	Faidhielei			Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	v	
VIH	High Level Input Voltage		2			v	
VIL	Low Level Input Voltage				0.8	v	
ЮН	High Level Output Current				-0.4	mA	
lol	Low Level Output Current				8	mA	
fCLK	Clock Frequency (Note 1)	A to QA	0		25	MHz	
		B to Q <sub>B</sub>	0		20	1411.12	
fCLK	Clock Frequency (Note 2)	A to Q <sub>A</sub>	0		20	MHz	
		B to QB	0		15		
tw	Pulse Width (Note 1)	A	20				
		В	25			ns	
		Clear High	20				
tREL	Clear Release Time (Notes 3	& 4)	25↓			ns	
TA	Free Air Operating Temperati	lite	0		70	°C	

Note 1:  $C_L$  = 15 pF,  $R_L$  = 2 k $\Omega,\,T_A$  = 25°C and  $V_{CC}$  = 5V.

Note 2: C\_L = 50 pF, R\_L = 2 k\Omega, T\_A = 25^{\circ}C and V\_{CC} = 5V.

Note 3: The symbol (  $\downarrow$  ) indicates the falling edge of the clear pulse is used for reference.

Note 4:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

### Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	onditions		Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min$ , $I_I = -18 \text{ mA}$				-1.5	v
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.7	3.4		v
V <sub>OL</sub>	$\label{eq:VCC} \begin{array}{ c c } \mbox{Low Level Output} \\ \mbox{Voltage} \end{array}  \begin{array}{ c } \mbox{V}_{CC} = \mbox{Min, } \mbox{I}_{OL} = \mbox{Max} \\ \mbox{V}_{IL} = \mbox{Max, } \mbox{V}_{IH} = \mbox{Min} \end{array}$				0.35	0.5	v
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$			0.25	0.4	
կ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 7V$	Clear			0.1	mA
		$V_{CC} = Max$ $V_1 = 5.5V$	Α			0.2	
			В			0.4	
Чн	$ \begin{array}{c} \mbox{High Level Input} & \mbox{V}_{CC} = \mbox{Max} \\ \mbox{Current} & \mbox{V}_{I} = 2.7 \mbox{V} \end{array} $		Clear			20	μΑ
		V <sub>I</sub> = 2.7V	A			40	
			В			80	

### Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
l <sub>fL</sub>	Low Level Input	$V_{CC} = Max, V_I = 0.4V$	Clear			-0.4	
	Current		А			-1.6	mA
			В			-2.4	
los	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	DM74	-20		-100	mA
lcc	Supply Current	V <sub>CC</sub> = Max (Note 3)			15	26	mA

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with all outputs open, both CLEAR inputs grounded following momentary connection to 4.5 and all other inputs grounded.

### Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol		From (Input) To (Output)	$R_L = 2 k\Omega$				
	Parameter		C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
			Min	Max	Min	Max	
fMAX	Maximum Clock	A to Q <sub>A</sub>	25		20		MHz
	Frequency	B to Q <sub>B</sub>	20		15		101112
<sup>t</sup> PLH	Propagation Delay Time Low to High Level Output	A to Q <sub>A</sub>		20		24	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	A to Q <sub>A</sub>		20		30	'ns
<sup>t</sup> PLH	Propagation Delay Time Low to High Level Output	A to Q <sub>C</sub>		60		81	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	A to Q <sub>C</sub>		60		81	ns
tpLH	Propagation Delay Time Low to High Level Output	B to Q <sub>B</sub>		21		27	ns
tPHL	Propagation Delay Time High to Low Level Output	B to Q <sub>B</sub>		21		33	ns
<sup>t</sup> PLH	Propagation Delay Time Low to High Level Output	B to Q <sub>C</sub>		39		51	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	B to Q <sub>C</sub>		39		54	ns
<sup>t</sup> PLH	Propagation Delay Time Low to High Level Output	B to Q <sub>D</sub>		21		27	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	B to Q <sub>D</sub>		21		33	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Any Q		39		45	ns

