



## DM74LS393 Dual 4-Bit Binary Counter


### General Description

Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual four-bit counters in a single package. The 'LS393 comprises two independent four-bit binary counters each having a clear and a clock input. N-bit binary counters can be implemented with each package providing the capability of divide-by-256. The LS393 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

### Features

- Dual version of the popular 'LS93
- 'LS393 dual 4-bit binary counter with individual clocks
- Direct clear for each 4-bit counter
- Dual 4-bit versions can significantly improve system densities by reducing counter package count by 50%
- Typical maximum count frequency 35 MHz
- Buffered outputs reduce possibility of collector commutation

### Connection Diagram



TL/F/6434-1

**Order Number DM74LS393M or DM74LS393N**  
**See NS Package Number M14A or N14A**

### Function Table

Count Sequence (Each Counter)				
Count	Outputs			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H


H = High Logic Level

L = Low Logic Level



**Switching Characteristics** at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$  (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$R_L = 2\text{ k}\Omega$				Units
			$C_L = 15\text{ pF}$		$C_L = 50\text{ pF}$		
			Min	Max	Min	Max	
$f_{\text{MAX}}$	Maximum Clock Frequency	A to $Q_A$	25		20		MHz
$t_{\text{PLH}}$	Propagation Delay Time Low to High Level Output	A to $Q_A$		20		24	ns
$t_{\text{PHL}}$	Propagation Delay Time High to Low Level Output	A to $Q_A$		20		30	ns
$t_{\text{PLH}}$	Propagation Delay Time Low to High Level Output	A to $Q_D$		60		87	ns
$t_{\text{PHL}}$	Propagation Delay Time High to Low Level Output	A to $Q_D$		60		87	ns
$t_{\text{PHL}}$	Propagation Delay Time High to Low Level Output	Clear to Any Q		39		45	ns

**Logic Diagram**


TL/F/6434-2