

TTL MSI

DM7520/DM8520 modulo-n divider general description

The DM7520/DM8520 combines TTL technology and MSI (Medium Scale Integration) design to provide a circuit equal in complexity to more than 50 gates.

Although extremely versatile in a number of digital applications, its primary usage will be realized in two areas:


1. MODULO-N DIVIDER

A single DM7520/DM8520 can be programmed

without external components to divide by any number from 2 to 15. Cascading of these dividers will provide division by any number from 2 to very large numbers.

2. SHIFT REGISTER

Since the basic organization of the logic is that of a-serial shift register, the device may be used where four-bit parallel-in-serial out shifting is required.



connection diagram




table for division by n

P ₁	P ₂	P_3							
		3	P_4	÷BY					
∖:1	1	1	0	2 3					
-1	1	0	0	3					
1.1	0	0	Ó	4					
0	0	0	1	5					
- 0	0	1	0	- 6					
0	1	0	0	7					
1	0	0	1	8					
0	0	1	1	9					
. 0.	1	1	0	10					
÷1	1	0	-1	10 11 12 13 14					
1	0	. 1	0	12					
0	1	0	1	13					
1	0	1	1	14					
0	1	1	1	15					
	0 0 1 0 0 1 1 0	0 0 0 0 0 1 1 0 0 0 0 1 1 1 1 1 0 0 1	1 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 1 -0 1 1 1 1 0 1 0 1 0 1 0	1 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1					

absolute maximum ratings

Supply Voltage

7V

Input Voltage

5.5V

Operating Temperature Range DM7520

-55°C to +125°C

DM8520

0°C to +70°C

Storage Temperature Range

-65°C to +150°C

Lead Temperature (Soldering, 10 sec.)

300°C

electrical characteristics (Note 1)


PARAMETER		со	NDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7520	V _{CC} = 4.5V		2.0			V
Logical i input voltage	DM8520	V _{CC} = 4.75V		2.0			V
Logical "O" Input Voltage	DM7520	V _{CC} = 4.5V				0.8	\ _V
3	DM8520	V _{CC} = 4.75V				0	
Logical "1" Output Voltage	DM7520 DM8520	V _{CC} = 4.5V	$I_{OUT} = -400 \mu\text{A}$	2.4			V
		1					
Logical "0" Output Voltage	DM7520	V _{CC} = 4.5V	I _{OUT} = 16 mA			0.4	V
	DM8520	V _{CC} = 4.75V	.001	i .			
Logical "0" Input Current	DM7520	V _{CC} = 5.5V	V = 0.4V			1.6	mA
(All inputs except pin 9)	DM8520	$V_{CC} = 5.25V$	VIN - 0.4V			1.0	IIIA
Logical "0" Input Current	DM7520	$V_{cc} = 5.5V$ $V_{cc} = 5.25V$	V _{IN} = 0.4V			3.2	μΑ
(Pin 9)	DM8520	$V_{cc} = 5.25V$	•				
Logical "1" Input Current	DM7520	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V = 2.4V			40	4
Logical i input current	DM8520	V _{CC} = 5.25V	V _{IN} - 2.4 V			40	μΑ
Logical "1" Input Current	DM7520	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V = 2.4V			80	μΑ
(Pin 9)	DM8520	V _{CC} = 5.25V	VIN - 2.4V				μΑ,
1 1 "4" 1 A O A	DM7520	V _{CC} = 5.5V	V - 5.5V				
Logical "1" Input Current (All inputs except pin 9)	DM8520	$V_{CC} = 5.25V$	V _{IN} = 5.5V			1 ,	mA
Output Short Circuit Current	DM7520	V _{CC} = 5.5V	\/ - 0\/ (Note 2)	-20		55	mA
(Note 3)	DM8520	$V_{CC} = 5.25V$	V _{OUT} = 0V (Note 2)	-18		55	IIIA
Power Supply Current		V _{CC} = 5.0V	$T_A = 25^{\circ}C$		50		mA
Counting Frequency		V _{CC} = 5.0V	T _A = 25°C		20		MHz

Note 1: Unless otherwise specified, limits shown apply across the -55°C to +125°C temperature range for the DM7520 and the 0°C to +70°C temperature range for the DM8520. Typical values apply to supply voltages of 5.0°V.

Note 2: Only one output should be shorted at a time.

Note 3: Serial and exclusive OR outputs.

switching time waveforms



theory of operation

The basic operation of the DM7520/DM8520 is derived from the fact that when several outputs of a shift register are EXCLUSIVE OR'ed and the result fed back to the register's input, a unique progression of stable states results on the outputs of the flip-flops. Depending upon which outputs are EXCLUSIVE OR'ed the number of different states can be varied. Even if optimum gating is provided the most states which can be obtained is 2ⁿ-1, where n is equal to the number of flip-flops in the register. The all-zero state is precluded; and, therefore, the maximum number of states is always one less than the theoretical maximum number. Since the DM7520/DM8520 contains four flip-flops, its maximum number of states is 15. Because the 1111 state occurs only once during a 15-state sequence, this state is detected; and its output becomes the output of the divider.

To obtain frequency division by numbers other than the maximum, it is necessary to cause the register to "jump" immediately from its initial 1111 to the state which it would normally reach in 16-m (m = desired frequency division) pulses. For example, to divide by eleven it would be necessary to jump to the fifth state and then simply allow the register to normally progress forward to its original state. The output of the divider is also used as a control pulse. Since the 1111 state is detected and since the "jump-state" information is of interest only at the time that this state is reached, the OUTPUT is used to gate the parallel inputs, through the SERIAL/PARALLEL input, so that it recognizes this "jump-state" information

only at this time. Subsequently as the states change, the parallel input information is locked from the divider.

Should the divider ever be accidently set in the forbidden 0000 state, an output is provided to detect this state. If this output is in turn fed into the EXTERNAL EX-OR input, a 1 will be forced into the register at the next clock pulse, thus clearing the unallowed state.

A PRESET input is provided which when taken to a logical "1" level overrides all other inputs and sets the register to the 1111 state.

To divide by numbers greater than 15, it is necessary to cascade DM7520/DM8520's. Both the OUTPUT and the 0000 DETECT output are capable of being connected directly to other like outputs thus providing the "WIRED-OR" configuration. These outputs should be connected to the similar outputs on other dividers for proper operation. All SERIAL/PARALLEL inputs should be connected to the common OUTPUT.

Other connections are shown. (Figure 1 indicates connections for 2 dividers or a maximum frequency division of 255. For division by higher numbers, a more complete discussion of the interconnection techniques will be given in the final data sheet.)

To divide by numbers between 16 and 255, the table in Figure 2 will apply.




FIGURE 1. Connection for 2 Divider or Maximum Frequency Division of 255

	_	_	SET	TINC	•			÷ BY				SET	TING				÷ BY	SETTING								÷ BY
L-	DIVIC	_			DIVI				DIVIDER 1 DIVIDER 2							DIVIDER 1 DIVIDER 2						2	100			
P ₁	P ₂	P ₃	P4 1	LP.	P,	P ₃	P4		P,	P ₂	Ρ3	P ₄	P ₁	P ₂	P ₃	P ₄		Ρ,	P ₂	P ₃	P ₄	P ₁	P ₂	P ₃	P ₄	
0	0	1	1	1	1	1	1	255 254	0	0	0	1	0	0	1	0	165 164	1	1	;	0	0	1 0	1	1	75 74
0	1	0	1	1	1	1	1	253 252	0	0	1 0	0	1	1	0	1	163	1	1	1	1	:	0	0	1	73
ĭ	Ö	ò	1	Ó	ij	i	i	252	i	1	0	ò	1	ò	1	0	162 161	a	0	i	i	÷	i	1	0	72 71
0	1	0	0	1 0	0	0	1	250 249	1	1	1	0	0	0	0	1 0	160 159	0	0	0	1 0	1	1	1	1	70 69
0	0	0	1	٥	0	1	ò	248	ò	i	i	i	1	Ö	ò	1	158	o	ŏ	0	0	ò	i	i	1	68
0	0	0.	0	0	0	0	1 0	247 246	1	0	0	1	1	1	0	0	157 156	1	0	0	0	0	0	0	1	67 66
0	0	0	0	0	0	Ť	0	245	0	1	1	0	1	Ť	1	-	155	- 1	0	1	0	0	0	0	0	65
0	0	0	0	0	0	0	0	244 243	1	0	1 D	1	0	1	1	1	154 153	0	. 0	0	0	0	0	0	0	64 63
l i	1	Ú	O	ō	0	Ō	0	242	1	i	i	ò	1	i	ò	1	152	0	0	0	1	ò	1	0	0	62
1	1	1	0	0	0	0	0	241 240	0	0	1	1	0	0	1	0	151 150	0	0	0	0	0	0	0	0	61 60
;	0	1	1	1	0	0	0	239 238	0	1	0	1	1	1	0	1	149	0	0	0	0	0	0	1	0	59 58
o	1	1	Ó	1	i	i	0	237	0	0	0	0	1	1	1	0	148	0	0	0	1	0	0	0	a	57
0	0	1	1	0	1	1		236	1	0	0	0		0	1	1_	146	0	0	0	0	1	0	0	0	56
0	0	0	0	1	0	0	1	235 234	0	1	0	0	0	0	0	1 0	145 144	1	0	0	0	0	0	0	0	55 54
0	0	0	0	0	1	1	0	233 232	1	0	1 0	1	0	0	0	1	143 142	1	1	1	0	0	0	0	1	53
1	0	0	0	0	0	0	1	231	0	1	1	0	1	i	0	0	141	o	1	1	1	1	0	ō	0	52 51
0	1	0	0	0	0	0	0	230 229	0	0	1 0	1	0	1	1	0	140 139	0	0	1	1	1	1	0	0	50 49
1	0	0	1	0	ū	0	0	228	1	1	0	0	1	i	0	1	138	- 1	0	0	0	i	1	1	1	48
0	1	1	0	0	0 1	0	0	227 226	0	1	1	0	0	0	1	0 1	137 136	0	1	0	0	0	1 0	1	1	47 46
1	0	1	1	0	0	1	0	225	0	0	1	1	1	0	0	1	135	0	0	1	1	0	0	0	1	45
0	0	0 1	0	1	0	0	0	224 223	0	0	0	0	1	1	0	0	134 133	0	0	0	1	1	0	0	0	44
0	0	0	1	0	0	1	0	222 221	1	0	1	0	0	1	1	1	132	0	1	0	0	0	1	1	0	42
0	0	0	0	0	1	0	1	220	0	1	0 1	0	0	0	0	1	131 130	0	0	0	0	0	0	0	1	41 40
1	0	0	0	0	0	1	0	219 218	0	0	1 0	1	0	1 0	0	0	129 128	1	0	0	0	1	0	0	0	39 38
0	1	1	0	0	0	0	0	217	1	ò	1	ò	1	1	0	1	127	ŏ	0	1	0	0	0	1	0	37
- 	0	1	1	0	0	0	0	216 215	0		1	1	1	0	1	1	126	0	<u>.</u>	0	0	1	0	0	0	36 35
1	0	1	0	1	1	0	0	214	1	0	0	0	0	1	0	1	124	1	0	1	0	0	1	0	0	34
	1	0	1	0	0	1	0	213 212	0	0	0	0	0	0	1	0	123	0	0	0	0	0	0	1	0	33 32
0	1	1	1	0	1	0	0	211 210	1	1	0	1	0	0	1	0	121	l i	0	0	1	Ó	1	0	0	3.1
ő	ŏ	ò	i	i	1	ò	1	209	0	1	1	0 1	0	0	0	0	120 119	ò	1	0	0	Ò	0	0	0	30 29
0	0	0	0	0	1	1	0	208 207	1	0	1 0	1	1	0	1	0	118	0	0	1	1	0	0	1	0	28 27
فا	ĭ	ō	ŏ	ō	ò	i	1	206	i	i	ĭ	ò	1_	<u>i</u>	ĭ	<u> </u>	116	Li	i	ŏ	ò	<u>i</u>	<u> </u>	ŏ	ò	26
;	0	0	0	0	0	0	1	205 204	1	1	1	1	0	1	1	1	115	°	0	1	0	0	1	1	0	25 24
;	i	1	ò	1.	0	0	0	203	0	1	1	1	1	1	ò	1	113	i	1	0	1	1	0	0	1	23
1 1	1	1	1	0	1	0	0	202	1	0	0	1	1	1	1	0	112	1	1	1	0	0	1	0	0	22
ō	0	1	1	1	1	0	1	200	1 0	1	1	0	1	1	1	1	110	0	1	1	1	1	0	1	1	20 19
1 0	0	0	1	1	1	1	0	199 198	0	Ó	1	1	1	Ó	1	1	108	ò	0	Ó	1	1	i	1	0	18
0	0	1	0	0	1	1	1	197 196	1	0	0	1 0	1	1	0	0	107	1	0	1 0	0	0	1	1	1	17
۲,	0	0	0	1	0	0	÷	195	0	1	1	0	0	<u> </u>	1	1	105	Ť	0	1	0	1	0	1	1	15
1	1	0	0	0	1	0	0	194 193	0	0	1 0	1	0	0	1	1	104 103	0	1	0	1	0	1 0	0	1 0	14 13
Ó	1	1	1	0	0	0	1	192	0	0	0	0	1	1	0	0	102	1	1	0	1	0	1	0	1	12
0	0	0	1	1	0	0	0	191 190	1	0	0	0	0	0	1	0	101	0	0	1	0	0	0	0	0	110
1	0	0	0	1	1	. 1	0	189	0	1	1	0	o o	0	0	1	99	0	0	0	1	1	0 -	0	0	9
0	1 0	0	0	0	0	1	1	188 187	1	0	1 0	1	1	0	0	0	97	1.	1	0	0	0	1	1	0	7
1	1	<u>•</u>	1	1	0	0	1	186	- 0	1	0	0	1	1	1	0	96 95	1	1	+	0	0	0	1	1_	5
0	0	1	1	0	0	0	0	185 184	0	0 1	1 0	1	0	0	1	1	94	1	1	1	1	1	0	0	0	4
1 0	0	0	1	1	0	1	0	183 182	1	0	0	0 1	0	0	Q Q	0	93 92	;	1	1	1	1	1	0	0	3 2
0	0	1	0	0	1	1	0	181	0	0	1	0	1	0	1	0	91 90	l i								
0	0 1	0	0	0	0	0	1	180 179	0	0	0	0	0	0	1	0	89	l								
0	0	1	0	0	1 0	0	0	178	0	0	0 1	0	0	1	0	1	88 87	l								
	1	0	0	1	0	0	1	176	0	1	0	1	0	0	Ó	1	86	—								<u> </u>
0	1	1	0	0	1	0	0	175 174	1	0	0	0	0	0	0	0	85 84									
1 1	0	1	1	1	0	0	1	173	1	1	1	0	1	0	1	0	83	I								
0	1	0	0	1	1	0	0	172 171	1	1	1	1	0	0	0 1	0	82 81	I								
1 0	1	0 1	1	0 1	1	1	1	170 169	1	1	1	1	1	1	0	0	80 79	1								1
1	0	1	1	0	1	0	1	168	0	0	1	1	1	1	1	1	78	I								
1 0	1	0	1	1	0	1 0	0	167 166	1	0	0	1	1	1	1	0	77 76	l								

FIGURE 2. DM7520/8520 Shift Register Divider Input Coding Table (2 Package Combinations)