National Semiconductor

9300/DM9300 4-Bit Parallel-Access Shift Register

General Description

The 9300 4-bit registers feature parallel inputs, parallel outputs, $J\bar{K}$ serial inputs, shift/load control input, and a direct overriding clear. The registers have two modes of operation: parallel (broadside) load and shift (in direction Q_A toward Q_D).

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flops, and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the $J\overline{K}$ inputs. These inputs permit the first stage to perform as a $J\overline{K}$, D or T-type flip-flop as shown in the function table.

These shift registers are fully compatible with most other TTL and DTL families. All inputs, including the clock, are buffered to lower the drive requirements to one normalized Series 54/74 load.


Features

- Fully buffered inputs
- Direct overriding clear

TL/F/6600-1

- Synchronous parallel load
- Parallel inputs and outputs from each flip-flop
- Positive edge-triggered clocking
- J and K inputs to first stage
- Typical shift frequency—39 MHz

Connection Diagram



Order Number 9300DMQB, 9300FMQB or DM9300N See NS Package Number J16A, N16E or W16A

Function Table

Inputs **Outputs** Serial Parallel Shift/ Clear Clock \overline{Q}_{D} Q_A Q_B Qc Qn Load ĸ PΩ Р1 **P**3 J P2 Х Х Х Х Х Х Х L L Н L L Х ď Н Χ b d L С b d X Х Н Н Х Х Х Х Q_{A0} Q_{B0} Q_{C0} Q_{D0} \overline{Q}_{D0} $\overline{\mathbf{Q}}_{Cn}$ Н Н L Н Х Х Х Х QBn Q_{A0} QCn Q_{A0} Х Х Х Х Q_{Cn} Н Н L Q_{An} Q_{Bn} \overline{Q}_{Cn} L $\overline{\mathbf{Q}}_{Cn}$ Х Х Х Х Q_{Cn} Н Н Н Н Н Q_{An} QBn Q_{An} $Q_{B\underline{n}}$ Н Н Н \overline{Q}_{An} QBn

H = High Level (Steady State)

L = Low Level (Steady State)

X = Don't Care

↑ = Transition from low-to-high level

a, b, c, d, = The level of steady state input at P0, P1, P2, or P3 respectively.

QA0, QB0, QC0, QD0 = The level of QA, QB, QC, or QD, respectively before the indicated steady state input conditions were established.

Q_{An}, Q_{Bn}, Q_{Cn} = The level of Q_A, Q_B, Q_C, respectively, before the most recent ↑ transition of the clock.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Storage Temperature Range -65°C to +150°C

Operating Free Air Temperature Range

Military $-55^{\circ}\text{C to } + 125^{\circ}\text{C}$ Commercial $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Military			Commercial			Units
			Min	Nom	Max	Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.8			0.8	V
Юн	High Level Output Current				-0.48			-0.8	mA
loL	Low Level Output Current				9.6			16	mA
fCLK	Clock Frequency (Note 5)		0		30	0		30	MHz
tw	Pulse Width (Note 5)	Clock	17			16	11		ns
		Clear	25			30	15		
^t su	Setup Time (Note 5)	S/L	36			30	13		ns
		Data	18			20	13		
		Clear	36			30	13		
tH	Data Hold Time (Note 5)		0			0	-11		ns
tREL	S/L Release Time (Notes 1 and 5)		10			10			ns
T _A	Free Air Operating Temperature		-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condit	ions	Min	Typ (Note 2)	Max	Units	
V _I	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA			-1.5	٧	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4			٧	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$				0.4	٧	
l ₁	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA	
lін	High Level Input Current	$V_{CC} = Max,$ $V_I = 2.4V$	Input			40	μΑ	
			CP Input			80		
			PE Input			92		
lι∟	Low Level Input Current	$V_{CC} = Max,$ $V_{I} = 0.4V$	Input			-1.6	mA	
			CP Input			-3.2		
			PE Input			-3.7		
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	MIL	-20		-80	mA	
			COM	-18		-55		
lcc	Supply Current	V _{CC} = Max	MIL			86	mA	
		(Note 4)	COM			92		

Note 1: RELEASE TIME: t_{RELEASE} is defined as the maximum time allowed for the logic level to be present at the logic input prior to the clock transition from low to high in order for the flip-flop(s) not to respond.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.


Note 4: With all outputs open, SHIFT/LOAD grounded, and 4.5V applied to J, K, and data inputs, I_{CC} is measured by applying momentary ground, then 4.5V to CLEAR, and then to CLOCK.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

	Parameter	From (Input) To (Output)	Mili	tary	Commercial		Units
Symbol			$R_L = 400\Omega$	C _L = 15 pF	$R_L = 400\Omega$,		
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		30		30		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output		20		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output		24		26	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output		37		30	ns

DM9300



TL/F/6600-2