National Semiconductor

96LS02/DM96LS02 Dual Retriggerable Resettable Monostable Multivibrator

General Description

The 96LS02 is a dual retriggerable and resettable monostable multivibrator. The one-shot provides exceptionally wide delay range, pulse width stability, predictable accuracy and immunity to noise. The pulse width is set by an external resistor and capacitor. Resistor values up to 1.0 M Ω reduce required capacitor values. Hysteresis is provided on both trigger inputs of the 96LS02 for increased noise immunity.

Features

- Required timing capacitance reduced by factors of 10 to 100 over conventional designs
- Broad timing resistor range—1.0 kΩ to 2.0 MΩ
- Output Pulse Width is variable over a 2000:1 range by resistor control
- Propagation delay of 35 ns
- 0.3V hysteresis on trigger inputs
- Output pulse width independent of duty cycle
- 35 ns to ∞ output pulse width range

Connection Diagram



TL/F/9816-1

Order Number 96LS02DMQB, 96LS02FMQB, DM96LS02M or DM96LS02N See NS Package Number J16A, M16A, N16E or W16A

Pin Names	Description			
ĪO	Trigger Input (Active Falling Edge)			
ĪO	Schmitt Trigger Input (Active Falling Edge)			
11	Schmitt Trigger Input (Active Rising Edge)			
C _D	Direct Clear Input (Active LOW)			
Q	True Pulse Output			
ā	Complementary Pulse Output			

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	10V
Operating Free Air Temperature Range	
96LS Military	-55°C to +125°C
DM96LS Commercial	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	96LS02 (MIL)			DM96LS02 (COM)			Unite
Cymbol	T arameter	Min	Nom	Max	Min	Nom	Max	onita
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.7			0.8	V
ЮН	High Level Output Current			-0.4			-0.4	mA
IOL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwised noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Мах	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	v	
V _{OH} High Level		$V_{CC} = Min, I_{OH} = Max,$	MIL	2.5			v	
	Output Voltage	V _{IL} = Max	СОМ	2.7	3.4			
V _{OL}	Low Level	$V_{CC} = Min, I_{OL} = Max,$	MIL			0.4		
	Output Voltage	V _{IH} = Min	СОМ		0.35	0.5	v	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	СОМ		0.25	0.4		
Ιį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10V$				0.1	mA	
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μA	
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.4	mA	
los	Short Circuit	V _{CC} = Max	MIL	-20		-100	mΔ	
	Output Current	(Note 2) COM		-20		- 100		
Icc	Supply Current	V _{CC} = Max				36	mA	
V _{T+}	Positive-Going Threshold Voltage, Ī0, I1					2.0	v	
V _T -	Negative-Going Threshold		MIL	0.7			v	
	Voltage, Ī0, I1		СОМ	0.8				

Note 1: All typicals are at V_{CC} = 5V, T_A = 25^{\circ}C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

		96LS (MIL) C _L = 15 pF		DM96LS (COM) $C_L = 15 pF$		Units
Symbol	Parameter					
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay 10 to Q		45		55	ns
t _{PHL}	Propagation Delay		33		50	ns
t _{PLH}	Propagation Delay I1 to Q		45		60	ns
^t PHL	Propagation Delay I1 to \overline{Q}		33		55	ns
t _{PHL}	Propagation Delay \overline{C}_{D} to Q		25		30	ns
^t PLH	Propagation Delay \overline{C}_{D} to \overline{Q}		30		35	ns
t _w (L)	10 Pulse Width LOW	15		15		ns
t _w (H)	11 Pulse With HIGH	30		30		ns
t _w (L)	\overline{C}_{D} Pulse Width LOW	22		22		ns
t _w (H)	Minimum Q Pulse Width HIGH	20	70	25	55	ns
tw	Q Pulse Witdh	4.25	5.0	4.1	4.5	μs
R _X	Timing Resistor Range*			1	1000	kΩ
t	Change in Q Pulse Width over Temperature				1.0	%
t	Change in Q Pulse Width over V _{CC} Range				0.8 1.5	%

*Applies only over commercial V_{CC} and T_A range for 96S02.

Outline Ohevestevistics

Functional Description

The 96LS02 dual retriggerable resettable monostable multivibrator has two DC coupled trigger inputs per function, one active LOW (10) and one active HIGH (11). The 11 input and Io input of the 96LS02 utilize an internal Schmitt trigger with hysteresis of 0.3V to provide increased noise immunity. The use of active HIGH and LOW inputs allows either rising or falling edge triggering and optional non-retriggerable operation. The inputs are DC coupled making triggering independent of input transition times. When input conditions for triggering are met, the Q output goes HIGH and the external capacitor is rapidly discharged and then allowed to recharge. An input trigger which occurs during the timing cycle will retrigger the circuit and result in Q remaining HIGH. The output pulse may be terminated (Q to the LOW state) at any time by setting the Direct Clear input LOW. Retriggering may be inhibited by tying the \overline{Q} output to $\overline{10}$ or the Q output to 11. Differential sensing techniques are used to obtain excellent stability over temperature and power supply variations and a feedback Darlington capacitor discharge circuit minimizes pulse width variation from unit to unit. Schottky TTL output stages provide high switching speeds and output compatibility with all TTL logic families.

Operation Notes

TIMING

1. An external resistor (R_X) and an external capacitor (C_X) are required as shown in the Logic Diagram. The value of R_X may vary from 1.0 k Ω to 1.0 M Ω (96LS02).

2. The value of C_X may vary from 0 to any necessary value available. If, however, the capacitor has significant leakage relative to V_{CC}/R_X the timing equations may not represent the pulse width obtained.

3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 1 (15), the (-) terminal to pin 2(14) and R_X. Pin 1(15) will remain positive with respect to pin 2(14) during the timing cycle.

4. The output pulse width t_W for $R_X \ge$ 10 $k\Omega$ and $C_X \ge$ 1000 pF is determined as follows:

$$t_w = 0.43 R_X C_X$$

Where R_X is in kΩ, C_X is in pF, t is in ns or R_X is in kΩ, C_X is in μ F, t is in ms.

5. The output pulse width for ${\sf R}_X <$ 10 $k\Omega$ or $C_X <$ 1000 pF should be determined from pulse width versus C_X or ${\sf R}_X$ graphs.

6. To obtain variable pulse width by remote trimming, the following circuit is recommended:



Operation Notes (Continued)

7. Under any operating condition, CX and RX (Min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.

8. V_{CC} and ground wiring should conform to good high frequency standards so that switching transients on Voc and around leads do not cause interaction between one shots. Use of a 0.01 μ F to 0.1 μ F bypass capacitor between V_{CC} and ground located near the circuit is recommended.

TRIGGERING

1. The minimum negative pulse width into 10 is 8.0 ns; the minimum positive pulse width into 11 is 12 ns.



TL/F/9816-5

Triggering Truth Table

5(11)	Operation		
H→L	L	н	Trigger
н	L → H	н	Trigger
x	х	L	Reset

H = HIGH Voltage Level ≥ V_{IH}

L = LOW Voltage Level ≤ VIL

X = Immaterial (either H or L)

 $H \rightarrow L = HIGH$ to LOW Voltage Level Transition

L -> H = LOW to HIGH Voltage Level Transition

2. Input signals to the 96LS02 exhibiting slow or noisy transitions can use either trigger as both are Schmitt triggers.

3. When non-retriggerable operation is required, i.e., when input triggers are to be ignored during guasi-stable state, input latching is used to inhibit retriggering.

4. An overriding active LOW level direct clear is provided on each multivibrator. By applying a LOW to the clear, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW. A LOW-to-HIGH transition on \overline{C}_D will not trigger the 96LS02. If the \overline{C}_{D} input goes HIGH coincident with a trigger transition, the circuit will respond to the trigger.



Logic Symbol



TL/F/9816-2

TL/F/9816-6



