

# DM96S02


## Dual Retriggerable Resettable Monostable Multivibrator

### General Description

The DM96S02 is a dual retriggerable and resettable monostable multivibrator. This one-shot provides exceptionally wide delay range, pulse width stability, predictable accuracy and immunity to noise. The pulse width is set by an external

resistor and capacitor. Resistor values up to 2.0 MΩ for the DM96S02 reduce required capacitor values. Hysteresis is provided on the positive trigger input of the DM96S02 for increased noise immunity.


### Connection Diagram



Order Number **DM96S02N**  
See NS Package Number **N16E**

TL/F/9810-1

### Logic Symbol



VCC = Pin 16  
GND = Pin 8

TL/F/9810-2

Pin Names	Description
$\bar{T}0$	Trigger Input (Active Falling Edge)
I1	Schmitt Trigger Input (Active Rising-Edge)
$\bar{C}D$	Direct Clear Input (Active LOW)
Q1-2	True Pulse Output
$\bar{Q}1-2$	Complementary Pulse Output
CX 1, 2	External Capacitor Connection
RX 1, 2	External Resistor Connection

### Triggering Truth Table

Pin Number		3(13)	Operation
5(11)	4(12)		
H → L	L	H	Trigger
H	L → H	H	Trigger
X	X	L	Reset

H = HIGH Voltage Level  $\geq V_{IH}$

L = LOW Voltage Level  $\leq V_{IL}$

X = Immaterial (either H or L)

H → L = HIGH to LOW Voltage Level transition

L → H = LOW to HIGH Voltage Level transition

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

Symbol	Parameter	Conditions		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage			4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage			2	V		
V <sub>IL</sub>	Low Level Input Voltage					0.8	V
I <sub>OH</sub>	High Level Output Current					-1	mA
I <sub>OL</sub>	Low Level Output Current					20	mA
T <sub>A</sub>	Free Air Operating Temperature			0		70	°C
V <sub>T+</sub>	Positive-Going Threshold Voltage, $\bar{I}_0, I_1$	V <sub>CC</sub> = 5.0V				2.0	V
V <sub>T-</sub>	Negative-Going Threshold Voltage, $\bar{I}_0, I_1$	V <sub>CC</sub> = 5.0V		0.8			V
V <sub>CX</sub>	Capacitor Voltage Pin 1 (15) Referenced to Pin 2 (14)	V <sub>CC</sub> = 4.75V to 5.25V	R <sub>X</sub> = 1.0 kΩ, R <sub>X</sub> ≥ 10 kΩ, R <sub>X</sub> > 1.0 MΩ	-0.85 -0.5 -0.4	3.0 3.0 3.0		V

## Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA, V <sub>IL</sub> = Max	2.7	3.4		V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max, V <sub>IH</sub> = Min		0.35	0.5	V
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V			20	μA
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V			-1.0	mA
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	-40		-100	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max			75	mA

## Switching Characteristics

$V_{CC} = +5.0V$ ,  $T_A = +25^\circ C$  (See Section 1 for waveforms and load configurations)


Symbol	Parameter	Conditions	$C_L = 15\text{ pF}$		Units
			Min	Max	
$t_{PLH}$	Propagation Delay $\bar{I}0$ to $Q$	<i>Figure a</i>		15	ns
$t_{PHL}$	Propagation Delay $\bar{I}0$ to $\bar{Q}$			19	ns
$t_{PLH}$	Propagation Delay $I1$ to $Q$			19	ns
$t_{PHL}$	Propagation Delay $I1$ to $\bar{Q}$			20	ns
$t_{PHL}$	Propagation Delay $\bar{C}_D$ to $Q$			20	ns
$t_{PLH}$	Propagation Delay $\bar{C}_D$ to $\bar{Q}$			14	ns
$t_w(L)$	$\bar{I}0$ Pulse Width LOW			8.0	ns
$t_w(H)$	$I1$ Pulse Width HIGH			12	ns
$t_w(L)$	$\bar{C}_D$ Pulse Width LOW			7.0	ns
$t_w(H)$	Minimum Q Pulse Width HIGH	$R_X = 1.0\text{ k}\Omega$ , $C_X = 10\text{ pF}$ Including Jig and Stray	30	45	ns
$t_w$	Q Pulse Width	$R_X = 10\text{ k}\Omega$ , $C_X = 1000\text{ pF}$	5.2	5.8	$\mu s$
$R_X$	Timing Resistor Range*	$T_A = -55^\circ C$ to $+125^\circ C$ $V_{CC} = 4.5V$ to $5.5V$	1.0	2000	$k\Omega$
$t_{\Delta t}$	Change in Q Pulse Width over Temperature	$R_X = 10\text{ k}\Omega$ , $C_X = 1000\text{ pF}$		1.0	%
$t_{\Delta V}$	Change in Q Pulse Width over $V_{CC}$ Range	$T_A = 25^\circ C$ , $V_{CC} = 4.75V$ to $5.25V$ , $R_X = 10\text{ k}\Omega$ , $C_X = 1000\text{ pF}$ $T_A = 25^\circ C$ , $V_{CC} = 4.5V$ to $5.5V$ , $R_X = 10\text{ k}\Omega$ , $C_X = 1000\text{ pF}$		1.0	%

\*Applies only over commercial  $V_{CC}$  and  $T_A$  range for DM96S02.

**Note 1:** All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

**Note 2:** Not more than one output should be shorted at a time, and the duration should not exceed one second.

## Switching Waveforms




INPUT PULSE  
 $f \approx 100\text{ kHz}$   
 Amp  $\approx 3.0V$   
 Width  $\approx 100\text{ ns}$   
 $t_r = t_f \leq 5\text{ ns}$

Figure a.







TL/F/9810-8

# Logic Diagram



TL/F/9810-3

# Typical Performance Characteristics



TL/F/9810-7

# Functional Description

The 96S02 dual retriggerable resettable monostable multivibrator has two DC coupled trigger inputs per function, one active LOW ( $\bar{I}0$ ) and one active HIGH (I1). The I1 input utilizes an internal Schmitt trigger with hysteresis of 0.3V to provide increased noise immunity. The use of active HIGH and LOW inputs allows either rising or falling edge triggering and optional non-retriggerable operation. The inputs are DC coupled making triggering independent of input transition times. When input conditions for triggering are met the Q output goes HIGH and the external capacitor is rapidly discharged and then allowed to recharge. An input trigger

which occurs during the timing cycle will retrigger the circuit and result in Q remaining HIGH. The output pulse may be terminated (Q to the LOW state) at any time by setting the Direct Clear input LOW. Retriggerring may be inhibited by tying the  $\bar{Q}$  output to  $\bar{I}0$  or the Q output to I1. Differential sensing techniques are used to obtain excellent stability over temperature and power supply variations and a feedback Darlington capacitor discharge circuit minimizes pulse width variation from unit to unit. Schottky TTL output stages provide high switching speeds and output compatibility with all TTL logic families.

# Operation Notes


## TIMING

1. An external resistor ( $R_X$ ) and an external capacitor ( $C_X$ ) are required as shown in the Logic Diagram. The value of  $R_X$  may vary from 1.0 k $\Omega$  to 2.0 M $\Omega$  (DM96S02).
2. The value of  $C_X$  may vary from 0 to any necessary value available. If, however, the capacitor has significant leakage relative to  $V_{CC}/R_X$  the timing equations may not represent the pulse width obtained.
3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 1(15), the (-) terminal to pin 2(14) and  $R_X$ . Pin 1(15) will remain positive with respect to pin 2(14) during the timing cycle. However, during quiescent (non-triggered) conditions, pin 1(15) may go negative with respect to pin 2(14) depending on values of  $R_X$  and  $V_{CC}$ . For values of  $R_X \geq 10$  k $\Omega$  the maximum amount of capacitor reverse polarity, pin 1(15) negative with respect to pin 2(14) is 500 mV. Most tantalum electrolytic capacitors are rated for safe reverse bias operation up to 5% of their working forward voltage rating; therefore, capacitors having a rating of 10 WVdc or higher should be used with the DM96S02 when  $R_X \geq 10$  k $\Omega$ .
4. The output pulse width  $t_w$  for  $R_X \geq 10$  k $\Omega$  and  $C_X \geq 1000$  pF is determined as follows:  

$$t_w = 0.55 R_X C_X$$
 Where  $R_X$  is in k $\Omega$ ,  $C_X$  is in pF, t is in ns or  $R_X$  is in k $\Omega$ ,  $C_X$  is in  $\mu$ F, t is in ms.
5. The output pulse width for  $R_X < 10$  k $\Omega$  or  $C_X < 1000$  pF should be determined from pulse width versus  $C_X$  or  $R_X$  graphs.
6. To obtain variable pulse width by remote trimming, the following circuit is recommended:




TL/F/9810-4



NEGATIVE EDGE TRIGGER

TL/F/9810-5



POSITIVE EDGE TRIGGER

TL/F/9810-6

7. Under any operating condition,  $C_X$  and  $R_X$  (Min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
8.  $V_{CC}$  and ground wiring should conform to good high frequency standards so that switching transients on  $V_{CC}$  and ground leads do not cause interaction between one shots. Use of a 0.01  $\mu$ F to 0.1  $\mu$ F bypass capacitor between  $V_{CC}$  and ground located near the circuit is recommended.

## TRIGGERING

1. The minimum negative pulse width into  $\bar{I}0$  is 8.0 ns; the minimum positive pulse width into I1 is 12 ns.
2. Input signals to the DM96S02 exhibiting slow or noisy transitions should use the positive trigger input I1 which contains a Schmitt trigger. Input signals to the 96LS02 exhibiting slow or noisy transitions can use either trigger as both are Schmitt triggers.
3. When non-retriggerable operation is required, i.e., when input triggers are to be ignored during quasi-stable state, input latching is used to inhibit retriggering.
4. An overriding active LOW level direct clear is provided on each multivibrator. By applying a LOW to the clear, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW. A LOW-to-HIGH transition on  $\bar{C}_D$  will not trigger the DM96S02. If the  $\bar{C}_D$  input goes HIGH coincident with a trigger transition, the circuit will respond to the trigger.