

DP8343/NS32443 High-Speed 8-Bit Serial Receiver/Decoder

General Description


The DP8343/NS32443 provides complete decoding of data for high speed serial data communications. In specific, the DP8343/NS32443 receiver recognizes biphase serial data sent from its complementary chip, the DP8342 transmitter, and converts it into 8 bits of parallel data. These devices are easily adapted to generalized high speed serial data transmission systems that operate at bit rates up to 3.5 MHz.

The DP8343/NS32443 receiver and the DP8342 transmitter are designed to provide maximum flexibility in system designs. The separation of transmitter and receiver functions allows addition of more receivers at one end of the biphase line without the necessity of adding unused transmitters. This is advantageous in control units where the data is typically multiplexed over many lines and the number of receivers generally exceeds the number of transmitters. The separation of transmitter and receiver function provides an additional advantage in flexibility of data bus organization. The data bus outputs of the receiver are TRI-STATE®, thus enabling the bus configuration to be organized as either a common transmit/receive (bi-directional) bus or as separate transmit and receive busses for higher speed.

Features

- DP8343/NS32443 receives 8-bit data bytes
- Separate receiver and transmitter provide maximum system design flexibility
- Even parity detection
- High sensitivity input on receiver easily interfaces to coax line
- Standard TTL data input on receiver provides generalized transmission line interface and also provides hysteresis
- Data holding register
- Multi-byte or single byte transfers
- TRI-STATE receiver date outputs provide flexibility for common or separated transmit/receive data bus operation
- Data transmission error detection on receiver provides for both error detection and error type definition
- Bipolar technology provides TTL input/output compatibility with excellent drive characteristics
- Single +5V power supply operation

Connection Diagram



TL/F/5237-1

Order Number DP8343/NS32443J or DP8343/NS32443N See NS Package Number J24A or N24A

Block Diagram RECEIVER CLOCK STARTING/ENDING SEQUENCE DETECTOR DATA CONTROL DATA (TTL) SERIAL DATA MUX DATA SERIAL DATA SHIFT REGISTER CONTROL DEMOD LOGIC SERIAL DATA CLOCK AMPLIFIER INPUT PARITY 18 CHECK REGISTER READ HOLDING REGISTER AND LOADING LOGIC DATA AVAILABLE ERROR DETECTION AND IDENTIFICATION RECEIVER DISABLE LOGIC OUTPUT MIIX CONTROL 7 TRI-STATE® CULTRIIT ENABLE **OUTPUT BUFFERS** 8

FIGURE 2. DP8343/NS32443 Biphase Receiver

FRROR OUTPUT

TI /F/5237-2

Functional Description

Figure 2 is a block diagram of the DP8343/NS32443 receiver. This chip is essentially a serial in/parallel out shift register. However, the serial input data must conform to a very specific format (see Figures 3-6). The message will not be recognized unless the format of the starting sequence is correct. Deviations from the format in the data, sync bit, parity or ending sequence will cause an error to be detected, terminating the message.

Data enters the receiver through the differential input amplifier or the TTL Data input. The differential amplifier is a high sensitivity input which may be used by connecting it directly to a transformer coupled coax line, or other transmission medium. The TTL Data input provides 400 mV of hysteresis and recognizes TTL logic levels. The data then enters the demodulation block.

The data demodulation block samples the data at eight (8) times the data rate and provides signals for detecting the starting sequence, ending sequence, and errors. Detection of the starting sequence sets the Receiver Active output high and enables the input shift register.

As the eight bits of data are shifted into the shift register, the receiver will verify that even parity is maintained on the data bits and the sync bit. Serial Data and Serial Data Clock, the inputs to the shift register, are provided for use with external error detecting schemes. After one complete data byte is received, the contents of the input shift register is parallel loaded to the holding register, assuming the holding register is empty, and the Data Available output is set. If the holding register is full, this load will be delayed until that register has

been read or the start of another data byte is received, in which case a Data Overflow Error will be detected, terminating the message. Data is read from the holding register through the TRI-STATE Output Buffers. The Output Enable input is the TRI-STATE control for these outputs and the Register Read input signals the receiver that the read has been completed.

PARALLEL OUTPUT DATA

When the receiver detects an ending sequence the Receiver Active output will be reset to a logic "0" indicating the message has been terminated. A message will also terminate when an error is detected. The Receiver Active output used in conjunction with the Error output allows quick response to the transmitting unit when an error free message has been received.

The Error Detection and Identification block insures that valid data reaches the outputs of the receiver. Detection of an error sets the Error output to a logic "1" and resets the Receiver Active output to a logic "0" terminating the message. The error type may be read from the data bus outputs by setting the Output Control input to logic "0" and enabling the TRI-STATE outputs. The data bit outputs have assigned error definitions (see error code definition table). The Error output will return to a logic "0" when the next starting sequence is received, or when the error is read (Output Control to logic "0" and a Register Read performed).

The Receiver Disable input is used to disable both the amplifier and TTL Data receiver inputs. It will typically be connected directly to the Transmitter Active output of the DP8342 transmitter circuit.

Detailed Functional Pin Description

RECEIVER DISABLE

This input is used to disable the receiver's data inputs. The Receiver Disable input will typically be connected to the Transmitter Active output of the DP8342. However, at the system controller it may be necessary for both the transmitter and receiver to be active at the same time. This variation can be accomplished with the addition of minimal external logic.

Truth Table

| Receiver Disable | Data Inputs |
|------------------|-------------|
| Logic "0" | Active |
| Logic "1" | Disabled |

AMPLIFIER INPUTS

The receiver has a differential input amplifier which may be directly connected to the transformer coupled coax line. The amplifier may also be connected to a differential type TTL line. The amplifier has 20 mV of hysteresis.

DATA INPUT

This input can be used either as an alternate data input or as a power-up check input. If the system designer prefers to use his own amplifier, instead of the one provided on the receiver, then this TTL input may be used. Using this pin as an alternate data input allows self-test of the peripheral system without disturbing the transmission line.

DATA CONTROL

This input is the control pin that selects which of the inputs are used for data entry to the receiver.

Truth Table

| Data Control | Data Input To |
|--------------|------------------|
| Logic "0" | Data Input |
| Logic "1" | Amplifier Inputs |

Note: This input is also used for testing. When the input voltage is raised to 7.5V the chip resets.

CLOCK INPUT

This input is the internal clock of the receiver. It must be set at eight (8) times the line data bit rate. The crystal-controlled oscillator provided in the DP8342 transmitter also operates at this frequency. The Clock Output of the transmitter is designed to directly drive the receiver's Clock Input. In addition, the receiver is designed to operate correctly to a data bit rate of 3.5 MHz.

RECEIVER ACTIVE

The purpose of this output is to inform the external system when the DP8343/NS32443 is in the process of receiving a message. This output will transition to a logic "1" state after a receipt of a valid starting sequence and transition to logic "0" when a valid ending sequence is received or an error is detected. This output combined with the Error output will inform the operating system of the end of an error free data transmission.

ERROR

The Error output transitions to a logic "1" when an error is detected. Detection of an error causes the Receiver Active and the Data Available outputs to transition to a logic "0". The Error output returns to a logic "0" after the error register has been read or when the next starting sequence is detected.

REGISTER READ

The Register Read input when driven to the logic "0" state signals the receiver that data in the holding register is being read by the external operating system. The data present in the holding register will continue to remain valid until the Register Read input returns to the logic "1" condition. At this time, if an additional byte is present in the input shift register it will be transferred to the holding register, otherwise the data will remain valid in the holding register. The Data Available output will be in the logic "0" state for a short interval while a new byte is transferred to the holding register after a register read.

DATA AVAILABLE

This output indicates the existence of a data byte within the output holding register. It may also indicate the presence of a data byte in both the holding register and the input shift register. This output will transition to the logic "1" state as soon as data is available and return to the logic "0" state after each data byte has been read. However, even after the last data byte has been read and the Data Available output has assumed the logic "0" state, the last data byte read from the holding register will remain until new data has been received.

OUTPUT CONTROL

The Output Control input determines the type of information appearing at the data outputs. In the logic "1" state data will appear, in the logic "0" state error codes are present.

Truth Table

| Output Control | Data Outputs | | | |
|----------------|--------------|--|--|--|
| Logic "0" | Error Codes | | | |
| Logic "1" | Data | | | |

OUTPUT ENABLE


The Output Enable input controls the state of the TRI-STATE Data outputs.

Truth Table

| Output Enable | TRI-STATE Data Outputs |
|---------------|---------------------------|
| Logic "0" | Disabled |
| Logic "1" | Active |

DATA OUTPUTS

The DP8343/NS32443 has an 8-bit TRI-STATE data bus. Seven bits are multiplexed with error bits. The error bits are defined in the following table. The Output Control input is the multiplexer control for the Data/Error bits.



| Error Code Definition | | | | |
|-----------------------|--|--|--|--|
| Data Bit DP8343 | Error Type | | | |
| Bit 1 | Data Overflow (Byte not removed from holding register when it and the input shift register are both full and new data is received) | | | |
| Bit 2 | Parity Error (Odd parity detected) | | | |
| Bit 3 | Transmit Check conditions (existence of errors on any or all of the following data bits: Bit 2, Bit 4, and Bit 5) | | | |
| Bit 4 | An invalid ending sequence | | | |
| Bit 5 | Loss of mid-bit transition detected at other than normal ending sequence time | | | |
| Bit 6 | New starting sequence detected before data byte in holding register has been read | | | |
| Bit 7 | Receiver disabled during receiver active mode | | | |

SERIAL DATA

DATA CLOCK

The Serial Data output is the serial data coming into the input shift register.

The Data Clock output is the clock to the input shift register.

Message Format (Continued)





FIGURE 5. Message with Error



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage, (V_{CC})
 7.0V

 Input Voltage
 5.5V

 Output Voltage
 5.25V

Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec.) 300°C

Operating Conditions

Electrical Characteristics (Notes 2, 3 and 5)

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|----------------------------------|------------------------------------|---|-----|------|------|----------|
| V _{IH} | Input High Level | | 2.0 | | | > |
| V _{IL} | Input Low Level | | | | 0.8 | ٧ |
| V _{IH} -V _{IL} | Data Input Hysteresis (TTL, Pin 4) | | 0.2 | 0.4 | | > |
| VCLAMP | Input Clamp Voltage | $I_{IN} = -12 \text{ mA}$ | | -0.8 | -1.2 | > |
| l _Н | Logic "1" Input Current | $V_{CC} = 5.25V, V_{IN} = 5.25V$ | | 2 | 40 | μΑ |
| կլ | Logic "0" Input Current | $V_{CC} = 5.25V, V_{IN} = 0.5V$ | | -20 | -250 | μΑ |
| V _{OH} | Logic "1" Output Voltage | $I_{OH} = -100 \mu\text{A}$ | 3.2 | 3.9 | | V |
| | | I _{OH} = -1 mA | 2.5 | 3.2 | | ٧ |
| V _{OL} | Logic "0" Output Voltage | I _{OL} = 5 mA | | 0.35 | 0.5 | ٧ |
| los | Output Short Circuit Current | V _{CC} = 5V, V _{OUT} = 0V (Note 4) | -10 | -20 | -100 | mA |
| loz | TRI-STATE Output Current | $V_{CC} = 5.25V, V_{O} = 2.5V$ | -40 | 1 | +40 | μΑ |
| | | $V_{CC} = 5.25V, V_{O} = 0.5V$ | -40 | -5 | +40 | μΑ |
| A _{HYS} | Amplifier Input Hysteresis | | 5 | 20 | 30 | m۷ |
| lcc | Power Supply Current | V _{CC} = 5.25V | | 160 | 250 | mA |

Timing Characteristics (Notes 2, 6, 7, and 8)

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|------------------|---|------------|-----|-----------------|-----|-------|
| T _{D1} | Output Data to Data Available Positive Edge | | 5 | 20 | 40 | ns |
| T _{D2} | Register Read Positive Edge to Data Available Negative Edge | | 10 | 25 | 45 | ns |
| T _{D3} | Error Positive Edge to Data Available Negative Edge | | 10 | 30 | 50 | ns |
| T _{D4} | Error Positive Edge to Receiver Active Negative Edge | | 5 | 20 | 40 | ns |
| T _{D5} | Register Read Positive Edge to Error Negative Edge | | 20 | 45 | 75 | ns |
| T _{D6} | Delay from Output Control to Error Bits from Data Bits | | 5 | 20 | 50 | ns |
| T _{D7} | Delay from Output Control to Data Bits from Error Bits | | 5 | 20 | 50 | ns |
| T _{D8} | First Sync Bit Positive Edge to Receiver Active Positive Edge | | | 3.5 × T +70 | | ns |
| T _{D9} | Receiver Active Positive Edge to First Data Available Positive Edge | | | 76 × T | | ns |
| T _{D10} | Negative Edge of Ending Sequence to Receiver Active Negative Edge | | | 11.5 × T +50 | | ns |
| T _{D11} | Data Control Set-up Multiplexer Time Prior to Receiving Data through Selected Input | | 40 | 30 | | ns |
| T _{D12} | Serial Data Set-Up Prior to Data Clock Positive Edge | | | 3 × T | | ns |

Timing Characteristics (Notes 2, 6, 7, and 8) (Continued)

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|------------------|---|----------------|-----|-----|-----|---------|
| T _{PW1} | Register Read (Data) Pulse Width | | 30 | 40 | | ns |
| T _{PW2} | Register Read (Error) Pulse Width | | 40 | 30 | | ns |
| T _{PW3} | Data Available Logic "0" State between Data Bytes | | 25 | 45 | • | ns |
| T _S | Output Control Set-Up Time Prior to Register Read Negative Edge | | 0 | -5 | | ns |
| Тн | Output Control Hold Time after the Register Read Positive Edge | | 0 | -5 | | ns |
| TZE | Delay from Output Enable to Logic "1" or Logic "0" from High Impedance State | Load Circuit 2 | | 25 | 35 | ns |
| T _{EZ} | Delay from Output Enable to High Impedance State from Logic "1" or Logic "0" | Load Circuit 2 | | 25 | 35 | ns |
| F _{MAX} | Data Bit Frequency (Clock Input must be $8 \times$ the Data Bit Frequency) | | DC | | 3.5 | MBits/s |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min./max. limits apply across the 0°C to +70°C temperature range and the 4.75V to 5.25V power supply range. All typical values are for T_A = 25°C and V_{CC} = 5.0V.

Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max. or min. are so classified on absolute value basis.

Note 4: Only one output at a time should be shorted.


Note 5: Input characteristics do not apply to amplifier inputs (pins 2 & 3).


Note 6: Unless otherwise specified, all AC measurements are referenced to the 1.5V level of the input to the 1.5V level of the output and load circuit 1 is used.

Note 7: AC tests are done with input pulses supplied by generators having the following characteristics: $Z_{OUT} = 5\Omega$, $T_r \le 5$ ns, and $T_f \le 5$ ns.

Note 8: T = 1/(clock input frequency), units for "T" should be ns.


Test Load Circuits





TL/F/5237-9

FIGURE 7



Timing Waveforms (Continued)




FIGURE 11. Data Clock and Serial Data Timing








FIGURE 12. Data Waveform Constraints: Amplifier Inputs

TL/F/5237-14




TL/F/5237-15



TL/F/5237-16 FIGURE 14. Equivalent Circuit for DP8343/NS32443 Input Amplifier

Typical Applications




Note 1: Crystal manufacturer Midland Ross Corp., NEL Unit Part No. NE-18A @ 28 MHz

FIGURE 15

TL/F/5237-17

TL/F/5237-18

Typical Applications (Continued)



Note 1: Resistance values are in Ω , $\pm 5\%$, $\frac{1}{4}$ W.

Note 2: T1 is a 1:1:1 pulse transformer, $L_{MIN} = 500 \ \mu H$ for 18 MHz system clock.

Pulse Engineering Part No. 5762,

Valor Electronics Part No. CT1501

Technitrol Part No. 11LHA or equivalent transformers.

FIGURE 16. Interface Logic for a Coax Transmission Line

