PRELIMINARY

DP8402A/DP8403/DP8404/DP8405 32-Bit Parallel Error Detection and Correction Circuits (EDAC's)

General Description

The DP8402A, DP8403, DP8404 and DP8405 devices are 32-bit parallel error detection and correction circuits (EDACs) in 52-pin DP8402A and DP8403 or 48-pin DP8404 and DP8405 600-mil packages. The EDACs use a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDACs to determine if errors have occurred in memory. Single-bit errors in the 32-bit data word are flagged and cor-

Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Double bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error

condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.


Read-modify-write (byte-control) operations can be performed with the DP8402A and DP8403 EDACs by using output latch enable, LEDBO, and the individual OEB0 thru OEB3 byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the DB and CB input latches. These will determine if the failure occurred in memory or in the EDAC.

Features

- Detects and corrects single-bit errors
- Detects and flags double-bit errors
- Built-in diagnostic capability
- Fast write and read cycle processing times
- Byte-write capability . . . DP8402A and DP8403
- Fully pin and function compatible with TI's SN74ALS632A thru SN74ALS635 series


System Environment




TL/F/8535-1

TL/F/8535-2

Simplified Functional Block and Connection Diagrams



Device	Package	Byte-Write	Output
DP8402A	52-pin	yes	TRI-STATE®
DP8403	52-pin	yes	Open-Collector
DP8404	48-pin	no	TRI-STATE
DP8405	48-pin	no	Open-Collector



иod	ie D	efi	nitions		PCC Pin	Definition	ns DP840:	2A
MODE	PIN N	MA	E DESCRIPTION		pin 1	V _{CC}	pin 35	OECB
	S 1	SO	MODE	OPERATION	. 2	LEDBO	36	CB3
0	L	L	WRITE	Input dataword and output	3	MERR	37	CB2
				checkword	4	ERR	38	CB1
1	L	Н	DIAGNOSTICS	Input various data words	5	DB0	39	CB0
				against latched	6	DB1	40	DB16
				checkword/output valid	7	DB2	41	DB17
2	н	L	READ & FLAG	error flags. Input dataword and output	8	NC NC	42	NC.
2	п	L	NEAD & FLAG	error flags	9	NC	43	NC
3	н	н	CORRECT	Latched input data and	10	NC	44	DB18
•	••	• • •	001111201	checkword/output		DB3	45	DB10
				corrected data and	11 12	DB3 DB4	45 46	DB19
				syndrome code		:	1	
				•	13	DB5	47	DB21
Pin I	Defi	nit	ions		14	OEBO	48	OEB2
S0, S1		С	control of EDAC mo	ode, see preceding	15	DB6	49	DB22
			lode Definitions		16	DB7	50	DB23
DB0 th	ru DB3	31 I	O port for 32 bit de	ataword.	17	GND	51	GND
CB0 th	ru CB6	5 I/	O port for 7 bit ch	eckword. Also output	18	GND	52	GND
		•	•	ne error code during	19	DB8	53	DB24
			rror correction mo		20	DB9	54	DB25
DEB0 t	thru			ffer enable. When high,	21	OEB1	55	OEB3
DEB3				t TRI-STATE. Each pin	22	DB10	56	DB26
DP840				. OEB0 controls DB0	23	DB11	57	DB27
DP840	3)			ntrols DB8 thru DB15, 6 thru DB23 and OEB3	24	DB12	58	DB28
		_	ontrols DB24 thru		25	DB13	59	NC
LEDBC	ĩ.			atch enable. When high	26	DB14	60	NC
(DP840				e Latch. Operates on all	27	NC NC	61	NC
DP840			2 bits of the dataw		28	NC	62	NC
OEDB	-,			for the data I/O port.	29	NC	63	DB29
(DP840	04,		Vhen high output b		30	DB15	64	DB29
DP840	5)		RI-STATE.		31	NC	65	DB30
DECB		C	heckword output b	ouffer enable. When	32	CB6	66	S0
				ers are in TRI-STATE			1	S0 S1
			node.		33	CB5	67	
ERR			ingle error output t east a single bit err	ilag, a low indicates at or.	34	CB4	l 68	V _{CC}
MERR			fultiple error outpu wo or more errors (t flag, a low indicates present.				

TABLE I. Write Control Function

Memory Cycle	EDAC Function	Cor S1	ntrol S0	Data I/O	OEBn or OEDB	DB Output Latch DP8402A, DP8403 LEDBO	Check I/O	CB Control OECB	Erro	r Flags MERR
Write	Generate check word	L	L	Input	н	х	Output check bits†	L	н	н

[†]See Table II for details on check bit generation.

Memory Write Cycle Details

During a memory write cycle, the check bits (CB0 thru CB6) are generated internally in the EDAC by seven 16-input parity generators using the 32-bit data word as defined in Table

These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction.

Check Word	L	32-Bit Data Word																													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
CB0	X		X	Х		X					Х		Х	Х	Х			X			Х		х	х	х	\overline{x}		\overline{x}			
CB1	1			Х		Х		Х		Х		Х		Х	Х	Х				Х		Х		Х		Х		Х			х
CB2	X		Х			Х	Х		Х			Х	Х			Х	Х		Х			Х	Х		Х			Х	Х	Х	
CB3	1		Х	Х	Х				Х	Х	Х				Х	Х			Х	Х	Х				Х	Х	Х				Х
CB4	X	Х							Х	Х	Х	Х	Х	Х			Х	Х							Х	Х	Х	Х	Х	Х	
CB5	X	Х	Х	Х	Х	Х	Х	Х									Х	Х	Х	Х	Х	Х	Х	Х							
CB6	x	Х	Х	Х	Х	Х	Х	Х																	Х	Х	Х	Х	Х	Х	х

The seven check bits are parity bits derived from the matrix of data bits as indicated by "X" for each bit.

Check bits 0, 1, 2 are odd parity or the exclusive NORing of the "X"ed bits for the particular check bit. Check bits 3, 4, 5, 6 are even parity or the exclusive ORing of the "X"ed bits for the particular check bit.

Memory Read Cycle (Error Detection & Correction Details)

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from the memory is acceptable to use as presented on the bus, the error flags must be tested to determine if they are at the high level.

The first case in Table III represents the normal, no-error conditions. The EDAC presents highs on both flags. The

next two cases of single-bit errors give a high on MERR and a low on ERR, which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal lows on both ERR and MERR, which is the interrupt indication for the CPU.

TABLE III. Error Function

Total Numb	er of Errors	Erro	r Flags	Data Correction
32-Bit Data Word	7-Bit Check Word	ERR	MERR	Data Correction
0	0	Н	н	Not applicable
1	0	L	Н	Correction
0	1	L	н	Correction
1	1	L	L	Interrupt
2	0	L	L	Interrupt
0	2	L	L	Interrupt

The DP8402 check bit syndrome matrix can be seen in TABLE II. The horizontal rows of this matrix generate the check bits by selecting different combinations of data bits, indicated by "X"s in the matrix, and generating parity from them. For instance, parity check bit "0" is generated by EXCLUSIVE NORing the following data bits together; 31, 29, 28, 26, 21, 19, 18, 17, 14, 11, 9, 8, 7, 6, 4, and 0. For example, the data word "00000001H" would generate the check bits CB6-0 = 48H (Check bits 0, 1, 2 are odd parity and check bits 3, 4, 5, 6 are even parity).

During a WRITE operation (mode 0) the data enters the DP8402 and check bits are generated at the check bit input/output port. Both the data word and the check bits are then written to memory.

During a READ operation (mode 2, error detection) the data and check bits that were stored in memory, now possibly in error, are input through the data and check bit I/O ports. New check bits are internally generated from the data word. These new check bits are then compared, by an EXCLUSIVE NOR operation, with the original check bits that were stored in memory. The EXCLUSIVE NOR of the original check bits, that were stored in memory, with the new check bits is called the syndrome word. If the original check bits are the same as the new check bits, a no error condition, then a syndrome word of all ones is produced and both error flags (ERR and MERR) will be high. The DP8402 matrix encodes errors as follows:

TABLE IV. Read, Flag, and Correct Function

Memory Cycle	EDAC Function	Con S1	trol S0	Data I/O	DB Control OEBn or OEDB	DB Output Latch DP8402A, DP8403 LEDBO	Check I/O	CB Control OECB	Error Flags ERR MERR
Read	Read & flag	Н	L	Input	Н	X	Input	Н	Enabled†
Read	Latch input data and check bits	Н	Н	Input data latched	н	L	Input check word latched	н	Enabled†
Read	Output corrected data & syndrome bits	Н	Н	Output corrected data word	L	×	Output syndrome bits‡	L	Enabled†

†See Table III for error description.

\$See Table V for error location.

Memory Read Cycle (Error Detection & Correction Details) (Continued)

- 1) Single data bit errors cause 3 or 5 bits in the syndrome word to go low. The columns of the check bit syndrome matrix (TABLE II) are the syndrome words for all single bit data errors in the 32 bit word (also see TABLE V). The data bit in error corresponds to the column in the check bit syndrome matrix that matches the syndrome word. For instance, the syndrome word indicating that data bit 31 is in error would be (CB6-CB0) = "0001010", see the column for data bit 31 in TABLE II, or see TABLE V. During mode 3 (S0 = S1 = 1) the syndrome word is decoded, during single data bit errors, and used to invert the bit in error thus correcting the data word. The corrected word is made available on the data I/O port (DB0 thru DB31), the check word I/O port (CB0 thru CB6) presents the 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip.
- 2) A single check bit error will cause that particular check bit to go low in the syndrome word.
- 3) A double bit error will cause an even number of bits in the syndrome word to go low. The syndrome word will then be the EXCLUSIVE NOR of the two individual syndrome words corresponding to the 2 bits in error. The two-bit error is not correctable since the parity tree can only identify single bit errors.

If any of the bits in the syndrome word are low the "ERR" flag goes low. The "MERR" (dual error) flag goes low during any double bit error conditions. (See Table III).

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all lows and all highs will be detected.

TABLE V. Syndrome Decoding

TABLE V. Syndrome Decoding										
Syndrome Bits	Error	Syndrome Bits Error Syndrome Bits Error	Syndrome Bits Error							
6 5 4 3 2 1 0		6 5 4 3 2 1 0	6 5 4 3 2 1 0							
	unc	LHLLLL2-bit HLLLLL2-bit	HHLLLLLunc							
LLLLLLLH	2-bit	LHLLLH unc HLLLLH unc	HHLLLLH 2-bit							
LLLLLHL	2-bit	LHLLLHL DB7 HLLLLHL unc	HHLLLHL 2-bit							
LLLLLHH	unc	LHLLHH 2-bit HLLLHH 2-bit	HHLLLHHDB23							
LLLLHLL	2-bit	LHLLHLL DB6 HLLLHLL unc	HHLLHLL 2-bit							
LLLLHLH	unc	LHLLHLH 2-bit HLLLHLH 2-bit	HHLLHLHDB22							
LLLLHHL	unc	L H L L H H L 2-bit H L L H H L 2-bit	HHLLHHLDB21							
LLLLHHH	2-bit	LHLLHHH DB5 HLLLHHH unc	HHLLHHH 2-bit							
LLLHLLL	2-bit	LHLHLL DB4 HLLHLL unc	HHLHLLL 2-bit							
LLLHLLH	unc	LHLHLLH 2-bit HLLHLLH 2-bit	HHLHLLHDB20							
LLLHLHL	DB31	L H L H L 2-bit H L L H L H L 2-bit	HHLHLHLDB19							
LLLНLНН	2-bit	LHLHLHH DB3 HLLHLHH DB15	HHLHLHH 2-bit							
LLLHHLL	unc	L H L H H L L 2-bit H L L H H L L 2-bit	HHLHHLLDB18							
LLLHHLH	2-bit	LHLHHLH DB2 HLLHHLH unc	HHLHHLH 2-bit							
LLLHHHL	2-bit	LHLHHHL unc HLLHHHL DB14	HHLHHHL 2-bit							
LLLHHHH	DB30	L H L H H H H 2-bit	HHLHHHH CB4							
ггнгггг	2-bit	L H H L L L DBO H L H L L L unc	HHHLLLL 2-bit							
LLHLLLH	unc	LHHLLLH 2-bit HLHLLLH 2-bit	HHHLLLHDB16							
LLHLLHL	DB29	L H H L L H L 2-bit	HHHLLHL unc							
LLHLLHH	2-bit	LHHLLHH unc HLHLLHH DB13	HHHLLHH 2-bit							
LLHLHLL	DB28	L H H L H L L 2-bit H L H L H L L 2-bit	HHHLHLL DB17							
сененен	2-bit	LHHLHLH DB1 HLHLHLH DB12	HHHLHLH 2-bit							
сененне	2-bit	LHHLHHL unc HLHLHHL DB11	H H H L H H L 2-bit							
LLHLHHH	DB27	L H H L H H H 2-bit H L H L H H H 2-bit	HHHLHHH CB3							
LLHHLLL	DB26	L H H H L L L 2-bit H L H H L L L 2-bit	HHHHLLL unc							
ссннссн	2-bit	LHHHLLH unc HLHHLLH DB10	HHHHLLH 2-bit							
сеннене	2-bit	LHHHLHL unc HLHHLHL DB9	HHHHLHL 2-bit							
LLHHLHH	DB25	L H H H L H H 2-bit H L H H L H H 2-bit	HHHHLHH CB2							
ггнннгг	2-bit	LHHHHLL unc HLHHHLL DB8	HHHHHLL 2-bit							
ссиниси	DB24	L H H H H L H 2-bit H L H H H L H 2-bit	Н Н Н Н Н Н СВ1							
ссннннс	unc	L H H H H L 2-bit H L H H H H L 2-bit	Н Н Н Н Н L СВО							
ссннннн	2-bit	L Н Н Н Н Н СВ6 Н L Н Н Н Н Н СВ5	H H H H H H none							
00 V										

CB X = error in check bit X

DBY = error in data bit Y

2-bit = double-bit error

unc = uncorrectable multibit error

MEMORY CYCLE	EDAC FUNCTION	CON'	TROL S0	BYTEn†	OEBn†	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL	ERROR FLAG
Read	Read & Flag	Н	L	Input	Н	х	Input	Н	Enabled
Read	Latch input data & check bits	н	н	Input data latched	н	L	Input check word latched	π	Enabled
	Latch corrected			Output			Hi-Z	Н	
Read	data word into output latch	н	н	data word latched	н	н	Output Syndrome bits	Enabled L	
Modify	Modify appropriate byte or bytes &	1	1	Input modified BYTE0	н	н	Output	L	н н
/write	generate new check word		_	Ouput unchanged BYTE0	L		check word	_	,, 11

†OEBo controls DBo-DB7 (BYTE0), OEB1 controls DBa-DB15 (BYTE1), OEB2 controls DB16-DB23 (BYTE2), OEB3 controls DB24-DB31 (BYTE3).

Read-Modify-Write (Byte Control) Operations

The DP8402A and DP8403 devices are capable of bytewrite operations. The 39-bit word from memory must first be latched into the DB and CB input latches. This is easily accomplished by switching from the read and flag mode (S1 = H, S0 = L) to the latch input mode (S1 = H, S0 = H). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking $\overline{\text{LEDBO}}$ from a low to a high.

Byte control can now be employed on the data word through the OEB0 through OEB3 controls. OEB0 controls DB0-DB7 (byte 0), OEB1 controls DB8-DB15 (byte 1), OEB2 controls DB16-DB23 (byte 2), and OEB3 controls DB24-DB31 (byte 3). Placing a high on the byte control will disable the output and the user can modify the byte. If a low is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking control S1 and S0 low. Table VI lists the read-modify-write functions.

Diagnostic Operations

The DP8402A thru DP8405 are capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control.

In the diagnostic mode (S1 = L, S0 = H), the checkword is latched into the input latch while the data input remains transparent. This lets the user apply various data words against a fixed known checkword. If the user applies a diagnostic data word with an error in any bit location, the ERR flag should be low. If a diagnostic data word with two errors in any bit location is applied, the MERR flag should be low. After the checkword is latched into the input latch, it can be verified by taking OECB low. This outputs the latched checkword. With the DP8402A and DP8403, the diagnostic data word can be latched into the output data latch and verified. It should be noted that the DP8404 and DP8405 do not have this pass-through capability because they do not contain an output data latch. By changing from the diagnostic mode (S1 = L, S0 = H) to the correction mode (S1 = H, S0 = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table VII DP8402A and DP8403 and Table VIII DP8404 and DP8405 list the diagnostic functions.

TABLE VII. DP8402A, DP8403 Diagnostic Function

EDAC FUNCTION	CON1	FROL S0	DATA I/O	DB BYTE CONTROL OEBn	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read & flag	н	L	Input correct data word	Н	х	Input correct check bits	Н	н н
Latch input check word while data input latch remains transparent	L	н	Input diagnostic data word†	н	L	Input check bits latched	H	Enabled
Latch diagnostic data word into	L	н	Input diagnostic	н	н	Output latched check bits	L	Enabled
output latch			data word†			Hi-Z	Н	
Latch diagnostic data word into input latch	Н	н	Input diagnostic data word	н	н	Output syndrome bits	L	Enabled
input lateri			latched			Hi-Z	Н	
Output diagnostic data word &	н	н	Output diagnostic	L	н	Output syndrome bits	L	Enabled
syndrome bits			data word	}	}	Hi-Z	Н	
Output corrected diagnostic data word & output	н	н	Output corrected diagnostic	L	L	Output syndrome bits	L	Enabled
syndrome bits			data word			Hi-Z	Н	


[†]Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.

TABLE VIII. DP8404, DP8405 Diagnostic Function

EDAC FUNCTION	CON'	TROL S0	DATA I/O	DB CONTROL OEDB	CHECK I/O	DB CONTROL OECB	ERROF	FLAGS MERR
Read & flag	н	L	Input correct data word	н	Input correct check bits	н	н	Н
Latch input check bits while data input latch remains transparent	L	н	Input diagnostic data word†	н	Input check bits latched	Н	Enabled	
Output input check bits	L	н	Input diagnostic data word†	н	Output input check bits	L	Enabled	
Latch diagnostic	н	н	Input diagnostic	Н	Output syndrome bits	L	Fns	abled
input latch	• • • • • • • • • • • • • • • • • • • •	"	data word latched		Hi-Z	н	Line	iDied
Output corrected diagnostic	н	н	Output corrected diagnostic	L	Output syndrome bits	L	Enabled	
data word			data word		Hi-Z	н	1	

[†]Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.


DP8402A, DP8403 Logic Diagram (Positive Logic)



DP8402A HAS TRI-STATE (∇) CHECK-BIT AND DATA OUTPUTS. DP8403 HAS OPEN-COLLECTOR (\triangle) CHECK-BIT AND DATA OUTPUTS.

TL/F/8535-4

DP8404, DP8405 Logic Diagram (Positive Logic)



DP8404 HAS TRI-STATE (∇) CHECK-BIT AND DATA OUTPUTS. DP8405 HAS OPEN-COLLECTOR (\triangle) CHECK-BIT AND DATA OUTPUTS.

TL/F/8535-5

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Over Operating Free-Air Temperature Range (unless otherwise noted)

Supply Voltage, V_{CC} (See Note 1)

7V

Operating Free-Air Temperature: Military -55°C to +125°C Commercial 0° to +70°C

Input Voltage: CB and DB All Others

5.5V 7V

Storage Temperature Range

-65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter	Conditions		Militar	у	Co	Units		
	raiailletei	Conditions	Min	Тур	Max	Min	Тур	Max	Office
V _{CC}	Supply Voltage		4.5	5	5.5	4.5	5	5.5	٧
V _{IH}	High-Level Input Voltage		2			2			٧
V _{IL}	Low-Level Input Voltage				0.8			0.8	٧
 Іон	High-Level Output Current	ERR Or MERR			-0.4			-0.4	mA
'Un		DB Or CB DP8402A, DP8404			-1			-2.6	1117
loL	Low-Level Output Current	ERR Or MERR			4			8	mA
·OL	Low-Lover Guipar Guiront	DB or CB			12			24	1117
t _w	Pulse Duration	LEDBO Low	25			25			ns
		(1) Data And Check Word Before S0 ↑ (S1 = H)	15			10			
	Setup Time	(2) SO High Before LEDBO ↑ (S1 = H)†	45			45			
		(3) LEDBO High Before The Earlier of S0 ↓ or S1 ↓ †	0			0			
t _{su}		(4) LEDBO High Before S1 ↑ (S0 = H)	0			0			ns
		(5) Diagnostic Data Word Before S1 ↑ (S0 = H)	15			10			
		(6) Diagnostic Check Word Before The Later Of S1 ↓ or S0 ↑	15			10			
		(7) Diagnostic Data Word Before LEDBO ↑ (S1 = L and S0 = H)‡	25			20			
		(8) Read-Mode, S0 Low And S1 High	35			30			
		(9) Data And Check Word After S0 ↑ (S1 = H)	20			15			
t _h	Hold Time	(10) Data Word After S1 ↑ (S0 = H)	20			15			ne
٠n	Hold Time	(11) Check Word After The Later of S1 ↓ or S0 ↑				15			ns
		(12) Diagnostic Data Word After LEDBO ↑ (S1 = L And S0 = H)‡	0			0			
t _{corr}	Correction Time (see Figure	e 1)*	65			58			ns
TA	Operating Free-Air Temper	ature	-55		125	0		70	°C

^{*}This specification may be interpreted as the maximum delay to guarantee valid corrected data at the output and includes the t_{su} setup delay.

[†]These times ensure that corrected data is saved in the output data latch.

[‡]These times ensure that the diagnostic data word is saved in the output data latch.

DP8402A, DP8404 Electrical CharacteristicsOver Recommended Operating Free-Air Temperature Range (unless otherwise noted)

Symbol	Baramata	Took Compitations		Military		Co				
Symbol	Parameter	Test Conditions	Min	Typ†	Max	Min	Тур†	Max	Units	
V _{IK}		$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$			-1.5			-1.5	٧	
	All outputs	$V_{CC} = 4.5V \text{ to 5.5V, } I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2				
V _{OH}	DD 0D	$V_{CC} = 4.5V, I_{OH} = -1 \text{ mA}$	2.4	3.3					V	
	DB or CB	$V_{CC} = 4.5V, I_{OH} = -2.6 \text{ mA}$				2.4	3.2			
	ERR or MERR	V _{CC} = 4.5V, I _{OL} = 4 mA		0.25	0.4		0.25	0.4	٧	
		V _{CC} = 4.5V, I _{OL} = 8 mA					0.35	0.5		
V _{OL}	DB or CB	V _{CC} = 4.5V, I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
		V _{CC} = 4.5V, I _{OL} = 24 mA					0.35	0.5		
	S0 or S1	$V_{CC} = 5.5V, V_{I} = 7V$			0.1			0.1		
- ¹ 1	All others	V _{CC} = 5.5V, V _I = 5.5V			0.1			0.1	mA	
	S0 or S1	V - 5 5V V - 0 7V			20			20		
ін —	All others‡	$V_{CC} = 5.5V, V_1 = 2.7V$			20			20	μΑ	
I _{IL}	S0 or S1	V -55V V -04V			-0.4			-0.4		
	All others‡	$V_{CC} = 5.5V, V_1 = 0.4V$			-0.1			-0.1	mA	
I _O §		$V_{CC} = 5.5V, V_{O} = 2.25V$	-30		-112	-30		-112	mA	
lcc		V _{CC} = 5.5V, (See Note 1)		150	250		150	250	mA	

DP8403, DP8405 Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range (unless otherwise noted)

O. m. b. c. l			L	Military		Co	al	l	
Symbol	Parameter	Test Conditions	Min	Тур†	Max	Min	Тур†	Max	Units
ViK		$V_{CC} = 4.5V, I_1 = -18 \text{ mA}$			-1.5			-1.5	٧
VoH	ERR or MERR	$V_{CC} = 4.5V \text{ to } 5.5V, I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2			٧
Юн	DB or CB	V _{CC} = 4.5V, V _{OH} = 5.5V			0.1			0.1	mA
V _{OL}	FDD 14505	V _{CC} = 4.5V, I _{OL} = 4 mA		0.25	0.4		0.25	0.4	v
	ERR or MERR	V _{CC} = 4.5V, I _{OL} = 8 mA					0.35	0.5	
	DB or CB	V _{CC} = 4.5V, I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
		V _{CC} = 4.5V, I _{OL} = 24 mA					0.35	0.5	
	S0 or S1	V _{CC} = 5.5V, V _I = 7V							
lį	All others	V _{CC} = 5.5V, V _I = 5.5V							mA
	S0 or S1								
ίн	All others‡	$V_{CC} = 5.5V, V_1 = 2.7V$							μΑ
	S0 or S1								
lιΓ	All others‡	$V_{CC} = 5.5V, V_1 = 0.4V$							mA
I _O \$	ERR or MERR	$V_{CC} = 5.5V, V_{O} = 2.25V$	-30		-112	-30		-112	mA
Icc		V _{CC} = 5.5V, (See Note 1)		150			150		mA

[†]All typical values are at $V_{CC} = 5V$, $T_A = +25^{\circ}C$.

 $[\]ddagger$ For I/O ports (Q_A through Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.

^{\$}The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

Note 1: I_{CC} is measured with S0 and S1 at 4.5V and all CB and DB pins grounded.

DP8402A Switching Characteristics $V_{CC}=4.5V$ to 5.5V, $C_L=50$ pF, $T_A=Min$ to Max (unless otherwise noted)

Symbol	From	То	To Test Conditions		Military		Commercial		
	(Input)	(Output)		Min	Max	Min	Max	Units	
t _{pd}	DB and CB	ERR	$S1 = H, S0 = L, R_L = 500\Omega$	10	43	10	40	ns	
- P a	DB	ERR	$S1 = L, S0 = H, R_L = 500\Omega$	10	43	10	40		
t	DB and CB	MERR	$S1 = H, S0 = L, R_L = 500\Omega$	15	67	15	55	ns	
^t pd	DB	MERR	$S1 = L, S0 = H, R_L = 500\Omega$	15	67	15	55	""	
t _{pd}	S0 ↓ and S1 ↓	СВ	$R1 = R2 = 500\Omega$	10	60	10	48	ns	
t _{pd}	DB	СВ	$S1 = L, S0 = L, R1 = R2 = 500\Omega$	10	60	10	48	ns	
t _{pd}	LEDB0 ↓	DB	$S1 = X, S0 = H, R1 = R2 = 500\Omega$	7	35	7	30	ns	
t _{pd}	S1 ↑	СВ	$S0 = H, R1 = R2 = 500\Omega$	10	60	10	50	ns	
t _{en}	<u>OECB</u> ↓	СВ	S0 = H, S1 = X, R1 = R2 = 500Ω	2	30	2	25	ns	
t _{dis}	OECB↑	СВ	S0 = H, S1 = X, R1 = R2 = 500Ω	2	30	2	25	ns	
t _{en}	OEB0 thru OEB3 ↓	DB	$S0 = H, S1 = X, R1 = R2 = 500\Omega$	2	30	2	25	ns	
t _{dis}	OEB0 thru OEB3 ↑	DB	$S0 = H, S1 = X, R1 = R2 = 500\Omega$	2	30	2	25	ns	

DP8403 Switching Characteristics $V_{CC}=4.5V$ to 5.5V, $C_L=50$ pF, $T_A=Min$ to Max (unless otherwise noted)

Symbol	From	То	Test Conditions		Military			Commercial		
	(Input)	(Output)	rest conditions	Min	Тур†	Max	Min	Тур†	Max	Units
t	DB and CB	ERR	$S1 = H, S0 = L, R_L = 500\Omega$		26			26		ns
t _{pd} DB	DB	ERR	$S1 = L, S0 = H, R_L = 500\Omega$		26			26		"
	DD 1 OD	NESS	$S1 = H, S0 = L, R_L = 500\Omega$		40			40		
^t pd	DB and CB MERR	$S1 = L, S0 = H, R_L = 500\Omega$		40			40		ns	
t _{pd}	S0 ↓ and S1 ↓	СВ	$R_L = 680\Omega$		40			40		ns
t _{pd}	DB	СВ	$S1 = L, S0 = L, R_L = 680\Omega$		40			40		ns
t _{pd}	LEDB0 ↓	DB	$S1 = X, S0 = H, R_L = 680\Omega$		26			26		ns
t _{pd}	S1↑	СВ	S0 = H, R _L = 680Ω		40			40		ns
tpLH	ŌECB↑	СВ	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns
t _{PHL}	<u>OECB</u> ↓	СВ	$S1 = X$, $S0 = H$, $R_L = 680\Omega$		24			24		ns
t _{PLH}	OEB0 thru OEB3↑	DB	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns
t _{PHL}	OEB0 thru OEB3 ↓	DB	$S1 = X, S0 = H, R_{L} = 680\Omega$		24			24		ns

[†]All typical values are at V_{CC} = 5V, T_A = +25°C.

DP8404 Switching Characteristics, $V_{CC} = 4.5V$ to 5.5V, $C_L = 50$ pF, $T_A = Min$ to Max

Symbol	From (Input)	То	Test Conditions	Military			Commercial			Units
		(Output)		Min	Тур†	Max	Min	Тур†	Max	Units
t	DB and CB	ERR	S1 = H, S0 = L, $R_L = 500\Omega$		26			26		ns
t _{pd} DB and CB	Criii	$S1 = L, S0 = H, R_L = 500\Omega$		26			26		113	
t _{pd}	DB and CB	MERR	$S1 = H$, $S0 = L$, $R_L = 500\Omega$		40			40		ns
•ра	DB and GB	10121111	$S1 = L, S0 = H, R_L = 500\Omega$		40			40		
t _{pd}	S0 ↓ and S1 ↓	СВ	$R1 = R2 = 500\Omega$		35			35		ns
t _{pd}	DB	СВ	$S1 = L$, $S0 = L$, $R1 = R2 = 500\Omega$		35			35		ns
t _{pd}	S1↑	СВ	$S0 = H, R1 = R2 = 500\Omega$		35			35		ns
t _{en}	OECB ↓	СВ	$\mathrm{S1}=\mathrm{X},\mathrm{S0}=\mathrm{H},\mathrm{R1}=\mathrm{R2}=500\Omega$		18			18		ns
t _{dis}	OECB ↑	СВ	$S1 = X$, $S0 = H$, $R1 = R2 = 500\Omega$		18			18		ns
t _{en}	OECB ↓	DB	$\mathrm{S1}=\mathrm{X},\mathrm{S0}=\mathrm{H},\mathrm{R1}=\mathrm{R2}=500\Omega$		18			18		ns
t _{dis}	OECB↑	DB	$S1 = X$, $S0 = H$, $R1 = R2 = 500\Omega$		18			18		ns

DP8405 Switching Characteristics, $V_{CC} = 4.5V$ to 5.5V, $C_L = 50$ pF, $T_A = Min$ to Max

Symbol	From (Input)	To (Output)	Test Conditions		Military		Commercial			Units
				Min	Тур†	Max	Min	Тур†	Max	Oille
. .	DB and CB	ERR	$S1 = H, S0 = L, R_L = 500\Omega$		26			26		ns
^t pd	DB	ERR	$S1 = L, S0 = H, R_L = 500\Omega$		26			26		113
• .	DB and CB	MERR	$S1 = H, S0 = L, R_L = 500\Omega$		40			40		ns
t _{pd}	DB and CB	IVILITI	$S1 = L, S0 = H, R_L = 500\Omega$		40			40		
t _{pd}	S0 ↓ and S1 ↓	СВ	$R_L = 680\Omega$		40			40		ns
t _{pd}	DB	СВ	$S1 = L, S0 = L, R_L = 680\Omega$		40			40		ns
t _{pd}	S1 ↑	DB	S0 = H, R _L = 680Ω		40			40		ns
t _{PLH}	OECB ↑	СВ	$S1 = X, S0 = H, R_L = 500\Omega$		24			24		ns
t _{PHL}	OECB ↓	СВ	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns
t _{PLH}	OEDB↑	DB	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns
t _{PHL}	OEDB 1	DB	$S1 = X, S0 = H, R_{L} = 680\Omega$		24			24		ns

[†]All typical values are at $V_{CC} = 5V$, $T_A = +25^{\circ}C$.

Switching Waveforms CORRECT --t_{su}(1)-+t_h(9)-DBO THRU DB31 INPUT DATA WORD OUTPUT CORRECTED DATA WORD OEBO THRU OEB3 -t_{su}(1)---t_h(9)--OUTPUT SYNDROME CODE CBO THRU CB6 INPUT CHECK WORD OECB VALID ERR FLAG VALID MERR FLAG /////invalid//// TL/F/8535-6 FIGURE 1. Read, Flag, and Correct Mode 50 READ CORRECT -OUTPUT CORRECTED DATA WORD DBO THRU DB7 . INPUT DATA WORD INPUT MODIFIED BYTE O INPUT DATA WORD OUTPUT CORRECTED DATA WORD DB8 THRU DB15 OUTPUT CORRECTED DATA WORD DB16 THRU DB23 INPUT DATA WORD OUTPUT CORRECTED DATA WORD INPUT DATA WORD DB24 THRU DB31 OE BO OE B1 OE B2 OE B3 t_{su}(2) t_{su} (3) LEDBO OE CB CBO THRU CB6 . INPUT CHECK WORD OUTPUT SYNDROME CODE OUTPUT CHECK WORD _tpd ERR VALID ERR FLAG MERR VALID MERR FLAG TL/F/8535-7 FIGURE 2. Read, Correct Modify Mode

Switching Waveforms (Continued)





FIGURE 3. Diagnostic Mode



DP8402A Interfaced to the DP8420A/21A/22A System Diagram CLK CLK, DELCLK RAS0-3, CAS0-3 Q0-8, 9, 10, WE cs MEMORY DECODE UP TO 64 M BYTES 74ALS373 DP8420A/21A/22A BO, B1 RC0 - 9, 10, 11 DRAM UP TO 4 BANKS OF 39 DRAMS PER BANK (UP TO 4 M BIT DRAMS) LATCHES ADD/DATA ADS, AREQ CONTROLLER BUS AD 0 - 31 WAIT INTERRUPT 32 BIT CPU WAITIN, EXTENDRESH, SYSTEM 74AS245 DIO-31 CLK. TRANSCEIVERS BYTE ENABLES, 74ALS244 ADDRESS STROBE, WRITE / READ D00-31 ĒŃ DATA I/O 0-31 ERROR CORRECTION MODE, LATCH, BUFFER CONTROL INTERFACE LOGIC ERROR FLAGS BUS CYCLE RETRY CHECK BITS IN 0-6 DP8402A ENABLE DATA CHECK 74ALS244 BITSO - 6 AND CHECK BITS OUT CHECK BITS OUT 0-6 TI/F/8535-12