DS1652/DS3650/DS3652 Quad Differential Line Receivers

General Description

The DS3650 and DS1652/DS3652 are TTL compatible quad high speed circuits intended primarily for line receiver applications. Switching speeds have been enhanced over conventional line receivers by the use of Schottky technology, and TRI-STATE® strobing is incorporated offering a high impedance output state for bussed organizations.

The DS3650 has active pull-up outputs and offers a TRI-STATE strobe, while the DS1652/DS3652 offers open collector outputs providing implied "AND" operation.

The DS1652/DS3652 can be used for address decoding as illustrated below. All outputs of the DS1652/DS3652 are tied together through a common resistor to 5V. In this con-

figuration, the DS1652/DS3652 provides the "AND" function. All addresses have to be true before the output will go high. This scheme eliminates the need for an "AND" gate and enhances speed throughput for address decoding.

Features


- High speed
- TTL compatible
- Input sensitivity
- TRI-STATE outputs for high speed busses
- Standard supply voltages

±25 mV ±5V

■ Pin and function compatible with MC3450 and MC3452

Connection Diagram

Dual-In-Line Package



Order Number DS3650M, DS3652M or DS3650N See NS Package Number M16A or N16A For Complete Military 883 Specifications.

see RETS Data Sheet.
Order Number DS1652J
See NS Package Number J16A

Truth Table


		Output		
Input	Strobe	DS3650	DS1652/ DS3652	
V _D ≥ 25 mV	L	Н	Open	
	Н	Open	Open	
$-25 \text{ mV} \le V_{\text{ID}} \le 25 \text{ mV}$	L	Х	Х	
	Н	Open	Open	
V _{ID} ≤ -25 mV	L	L	L	
	H	Open	Open	

L = Low Logic State Open = TRI-STATE


H = High Logic State X = Indeterminate State

Typical Applications

Implied "AND" Gating



Wired "OR" Data Selecting Using TRI-STATE Logic



Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltages	
V _{CC}	+7.0 V _{DC}
VEE	-7.0 VDC
Differential-Mode Input Signal Voltage	,
Range, V _{IDR}	±6.0 V _{DC}
Common-Mode Input Voltage Range, V _{ICF}	±5.0 V _{DC}
Strobe Input Voltage, VI(S)	5.5 V _{DC}
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 4 seconds)	260°C
Maximum Power Dissipation* at 25°C	A CAST OF THE
Cavity Package	1509 mW
Molded DIP Package	1476 mW

SO Package	1051 mW
*Derate cavity package 10.1 mW/°C above 25°C;	dérate molded DIP pack-
age 11.8 mW/°C above 25°C; derate SO package	8.41 mW/°C above 25°C.

Operating Condition	ons		
4 . Th	Min	Max	Units
Supply Voltage, V _{CC}			
DS1652	4.5	5.5	V _{DC}
DS3650, DS3652	4.75	5.25	V _{DC}
Supply Voltage, VEE		F	
DS1652	-4,5	-5.5	VDC
DS3650, DS3652	-4.75	-5.25	V _{DC}
Operating Temperature, TA	14.2		4 .
DS1652	-55	+125	· °C
DS3650, DS3652	0	+70	•c
Output Load Current, IOL		16	mA
Differential-Mode Input	46.0	10 -0	
Voltage Range, V _{IDR}	-5.0	+ 5.0	· V _{DC}
Common-Mode Input	-11		
Voltage Range, V _{ICR}	-3.0	+ 3.0	V _{DC}
F			

+3.0

Input to GND, VIR

Electrical Characteristics

 $(V_{CC} = 5.0 \text{ V}_{DC}, V_{EE} = -5.0 \text{ V}_{DC}, \text{Min} \le T_A \le \text{Max}, \text{ unless otherwise noted})$ (Notes 2 and 3)

Symbol	Parameter	Condi	tions	Min	Тур	Max	Units
V _{IS}	Input Sensitivity, (Note 5) (Common-Mode Voltage Range = Min ≤ V _{CC} ≤ Max -3V ≤ V _{IN} ≤ 3V) Min ≥ V _{EE} ≥ Max			4	± 25.0	mV	
l _{IH(I)}	High Level Input Current to Receiver Input	(Figure 5)		3.		75	μΑ
I _{IL(I)}	Low Level Input Current to Receiver Input	(Figure 6)	and the second			÷10	μА
I _{IH(S)}	H(S) High Level Input Current to Strobe Input	(Figure 3)	V _{IH(S)} = 2.4V, DS1652			100	μΑ
			V _{IH(S)} = 2.4V, DS3650, DS3652	1.00		40	μА
			$V_{IH(S)} = V_{CC}$	11		1	mA
I _{IL(S)}	Low Level Input Current to Strobe Input	3.	V _{IH(S)} = 0.4V		.4.4	-1.6	mA
V _{OH}	High Level Output Voltage	(Figure 1)	DS3650	2.4			V
ICEX	High Level Output Leakage Current	(Figure 1)	DS1652, DS3652			250	μА
V _{OL}	Low Level Output Voltage	(Figure 1)	DS3650, DS3652	0.72		0.45	v
			DS1652		1 7	0.50	L
los	Short-Circuit Output Current (Note 4)	(Figure 4)	DS3650	-18		-70	mA
loff	Output Disable Leakage Current	(Figure 7)	DS3650		1	40	μΑ

Electrical Characteristics

 $(V_{CC} = 5.0 \text{ V}_{DC}, V_{EE} = -5.0 \text{ V}_{DC}, \text{Min} \leq T_A \leq \text{Max}, \text{unless otherwise noted})$ (Notes 2 and 3) (Continued)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
Іссн	High Logic Level Supply Current from V _{CC}	(Figure 2)			45	60	mA
IEEH	High Logic Level Supply Current from V _{EE}	(Figure 2)			-17	-30	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the 0°C to $+70^{\circ}$ C range for the DS3650, DS3652 and the -55° C to $+125^{\circ}$ C range for the DS1652. All typical values are for T_A = 25° C, V_{CC} = 5V and V_{EE} = -5V.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Note 4: Only one output at a time should be shorted.

Note 5: A parameter which is of primary concern when designing with line receivers is, what is the minimum differential input voltage required as the receiver input terminals to guarantee a given output logic state. This parameter is commonly referred to as threshold voltage. It is well known that design considerations of threshold voltage are plagued by input offset currents, bias currents, network source resistances, and voltage gain. As a design convenience, the DS1652 and the DS3650, DS3652 are specified to a parameter called input sensitivity (V_{IS}). This parameter takes into consideration input offset currents and bias currents and guarantees a minimum input differential voltage to cause a given output logic state with respect to a maximum source impedance of 2001 at each input.

Switching Characteristics ($V_{CC} = 5 V_{DC}$, $V_{EE} = -5 V_{DC}$, $T_A = 25 ^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Units
t _{PHL(D)}	High-to-Low Logic Level Propagation		DS3650		21	25	ns
	Delay Time (Differential Inputs)	(Figure 8)	DS1652/DS3652		20	25	ns
t _{PLH(D)}	Low-to-High Logic Level Propagation	(1.194100)	DS3650		20	25	ns
	Delay Time (Differential Inputs)		DS1652/DS3652		22	25	ns
t _{POH(S)}	TRI-STATE to High Logic Level Propagation Delay Time (Strobe)		DS3650		16	21	ns
t _{PHO(S)}	High Logic Level to TRI-STATE Propagation Delay Time (Strobe)	(Figure 9)	DS3650	1	7	18	ns
t _{POL(S)}	TRI-STATE to Low Logic Level Propagation Delay Time (Strobe)		DS3650		19	27	ns
t _{PLO(S)}	Low Logic Level to TRI-STATE Propagation Delay Time (Strobe)	_	DS3650		14	29	ns
t _{PHL(S)}	High-to-Low Logic Level Propagation Delay Time (Strobe)	(Figure 10)	DS1652/DS3652		16	25	ns
t _{PLH(S)}	Low-to-High Logic Level Propagation Delay Time (Strobe)	(rigule 10)	DS1652/DS3652		13	25	ns

Electrical Characteristic Test Circuits



V1 V2 ٧3 **V4** DS1652/ DS1652/ DS1652/ DS1652/ 11 DS3650 DS3650 DS3650 DS3650 DS3652 DS3652 DS3652 DS3652 + 2.975V +3.0V +3.0V GND VOH -0.4 mA -3.0V -2.975V GND -3.0V -0.4 mA +3.0V GND + 2.975V +3.0V **ICEX** -3.0V -2.975V GND -3.0V VOL +3.0V +3.0V +2.975V +2.975V GND GND +3.0V+3.0V+ 16 mA -2.975V -2.975V -3.0V -3.0V -3.0V -3.0V GND GND + 16 mA

Channel A shown under test. Other channels are tested similarly.

FIGURE 1. ICEX, VOH and VOL






FIGURE 2. I_{CCH} and I_{EEH}



TL/F/5782-4

FIGURE 3. I_{IH(S)} and I_{IL(S)}


Electrical Characteristic Test Circuits (Continued)



TL/F/5782-7

Note: Channel A shown under test, other channels are tested similiarly. Only one output shorted at a time.


FIGURE 4. IOS



TL/F/5782-9

Note: Channel A(-) shown under test, other channels are tested similarly. Devices are tested with V1 from 3V to -3V.


FIGURE 6. IIL



TL/F/5782-8

Note: Channel A(-) shown under test, other channels are tested similarly. Devices are tested with V1 from 3V to -3V.

FIGURE 5. I_{IH}




TL/F/5782-10

Note: Output of Channel A shown under test, other outputs are tested similarly for V1 = 0.4V and 2.4V.

FIGURE 7. IOFF

AC Test Circuits and Switching Time Waveforms



ter u/n)

Note: EIN waveform characteristics: t_{TLH} and $t_{THL} \le 10$ ns measured 10% to 90% PRR = 1 MHz Duty Cycle = 50%

TL/F/5782-11

Note: Output of Channel B shown under test, other channels are tested similarly.


S1 at "A" for DS1652/DS3652

S1 at "B" for DS1650/DS3650

 $C_L = 15 pF total for DS1652/DS3652$

CL = 50 pF total for DS1650/DS3650

FIGURE 8. Receiver Propagation Dealy tpLH(D) and tpHL(D)




ειν Φ } ⁵⁰ ↓	7	100	c′半	₹ 1k	OR EQUIV
구 부	ro=	¹ 0 +	. ÷	<u> </u>	- †
	臣				<i>P</i> 22
				5	፲*
				•	=
					TL/F/5782-13
Note: Output of Chan	nel B shown under te	est, other channels a	re tested simili	iarly.	

VOL	
	TL/F/5782-1
3V	
E _{IN} 0V 50%	
	tPHO(S)
FO AOH	V _{OH} - 0.5
	≈ 1.5V
	TL/F/5782~1

ter nest

VOL 0.5V


	V1	V2	S 1	S2	CL
t _{PLO(S)}	100 mV	GND	Closed	Closed	15 pF
tPOL(S)	100 mV	GND	Closed	Open	50 pF
t _{PHO(S)}	GND	100 mV	Closed	Closed	15 pF
t _{POH} (S)	GND	100 mV	Open	Closed	50 pF



E_{IN} waveform characteristics: t_{TLH} and t_{THL} ≤ 10 ns measured 10% to 90%

PRR = 1 MHz

Duty Cycle = 50%







FIGURE 9. Strobe Propagation Delay tpLO(S), tpOL(S), tpHO(S) and tpOH(S)

8-12

AC Test Circuits and Switching Time Waveforms (Continued)



E_{IN} 0V 50% tpHL(S) VOH 1.5V

TL/F/5782-19

Note: EIN waveform characteristics:


 t_{TLH} and $t_{THL} \le 10$ ns measured 10% and 90% PRR = 1 MHz

Duty Cycle = 500 ns

Note: Output of Channel B shown under test, other channels are tested similarly.

FIGURE 10. Strobe Propagation Delay tpLH(S) and tpHL(S)

Schematic Diagrams



TL/F/5782-20

Schematic Diagrams (Continued) DS1652/DS3652 O STROBE 1/4 of circuit shown TO OTHER TL/F/5782-21