



DS36277

Dominant Mode Multipoint Transceiver

General Description

The DS36277 Dominant Mode Multipoint Transceiver is designed for use on bi-directional differential busses. It is optimal for use on Interfaces that utilize Society of Automotive Engineers (SAE) J1708 Electrical Standard.


The device is similar to standard TIA/EIA-485 transceivers, but differs in enabling scheme. The Driver's Input is normally externally tied LOW, thus providing only two states: Active (LOW), or Disabled (OFF). When the driver is active, the dominant mode is LOW, conversely, when the driver is disabled, the bus is pulled HIGH by external bias resistors.

The receiver provides a FAILSAFE feature that guarantees a known output state when the Interface is in the following conditions: Floating Line, Idle Line (no active drivers), and Line Fault Conditions (open or short). The receiver output is HIGH for the following conditions: Open Inputs, Terminated Inputs (50Ω), or Shorted Inputs. FAILSAFE is a highly desirable feature when the transceivers are used with Asynchronous Controllers such as UARTs.

Features

- FAILSAFE receiver, RO = HIGH for:
 - OPEN inputs
 - Terminated inputs
 - SHORTED inputs
- Optimal for use in SAE J1708 Interfaces
- Compatible with popular interface standards:
 - TIA/EIA-485 and TIA/EIA-422-A
 - CCITT recommendation V.11
- Bi-directional transceiver
 - Designed for multipoint transmission
- Wide bus common mode range
 - (−7V to +12V)
- Available in plastic DIP and SOIC packages

Connection and Logic Diagram



TL/F11384-1

Order Number DS36277TM or DS36277TN
See NS Package Number M08A or N08E

Truth Tables

Driver

Inputs		Outputs	
DE	DI	DO/RI	DO/RI
L	L	L	H
L	H	H	L
H	X	Z	Z

Receiver

Inputs	Output
RE	DO/RI-DO/RI
L	≥ 0 mV
L	≤ −500 mV
L	SHORTED
L	OPEN
H	X
	RO
	H
	L
	H
	H
	Z

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	7V
Input Voltage ($\overline{DE}$, $\overline{RE}$, and DI)	5.5V
Driver Output Voltage/ Receiver Input Voltage	-10V to +15V
Receiver Output Voltage (RO)	5.5V
Maximum Package Power Dissipation @ +25°C	
N Package (derate 9.3 mW/°C above +25°C)	1168 mW
M Package (derate 5.8 mW/°C above +25°C)	726 mW
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 4 sec.)	260°C
ESD Rating (HBM, 1.5 k Ω , 100 pF)	≥ 6.0 kV

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage, V_{CC}	4.75	5.25	V
Bus Voltage	-7	+12	V
Operating Temperature (T_A) DS36277T	-40	+85	°C

Electrical Characteristics

Over recommended Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Notes 2, 4)

Symbol	Parameter	Conditions		Min	Typ	Max	Units
DRIVER CHARACTERISTICS							
V _{OD}	Differential Output Voltage	I _O = 0 mA (No Load)		1.5	3.6	6	V
V _{ODO}	Output Voltage	I _O = 0 mA (Output to GND)		0		6	V
V _{OD$\overline{O}$}	Output Voltage			0		6	V
V _{T1}	Differential Output Voltage (Termination Load)	R _L = 54Ω (485)	(Figure 1)	1.3	2.2	5.0	V
		R _L = 100Ω (422)		1.7	2.6	5.0	V
ΔV _{T1}	Balance of V _{T1} V _{T1} – $\overline{V_{T1}}$	R _L = 54Ω	(Note 3)	–0.2		0.2	V
		R _L = 100Ω		–0.2		0.2	V
V _{OS}	Driver Common Mode Output Voltage	R _L = 54Ω	(Figure 1)	0	2.5	3.0	V
		R _L = 100Ω		0	2.5	3.0	V
ΔV _{OS}	Balance of V _{OS} V _{OS} – $\overline{V_{OS}}$	R _L = 54Ω	(Note 3)	–0.2		0.2	V
		R _L = 100Ω		–0.2		0.2	V
V _{OH}	Output Voltage High	I _{OH} = –22 mA	(Figure 2)	2.7	3.7		V
V _{OL}	Output Voltage Low	I _{OL} = +22 mA			1.3	2	V
I _{OSD}	Driver Short-Circuit Output Current	V _O = +12V	(Figure 3)		92	290	mA
		V _O = –7V			–187	–290	mA

Electrical Characteristics (Continued)

Over recommended Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Notes 2, 4)

Symbol	Parameter	Conditions		Min	Typ	Max	Units	
RECEIVER CHARACTERISTICS								
V _{TH}	Differential Input High Threshold Voltage (Note 5)	V _O = V _{OH} , I _O = -0.4 mA -7V ≤ V _{CM} ≤ +12V			-0.150	0	V	
V _{TL}	Differential Input Low Threshold Voltage (Note 5)	V _O = V _{OL} , I _O = 8.0 mA -7V ≤ V _{CM} ≤ +12V		-0.5	-0.230		V	
V _{HST}	Hysteresis (Note 6)	V _{CM} = 0V			80		mV	
I _{IN}	Line Input Current (V _{CC} = 4.75V, 5.25V, 0V)	Other Input = 0V DE = V _{IH} (Note 7)	V _I = +12V		0.5	1.5	mA	
			V _I = -7V		-0.5	-1.5	mA	
I _{OSR}	Short Circuit Current	V _O = 0V		RO	-15	-32	-85	mA
I _{OZ}	TRI-STATE® Leakage Current	V _O = 0.4 to 2.4V			-20	1.4	+20	μA
V _{OH}	Output High Voltage (Figure 12)	V _{ID} = 0V, I _{OH} = -0.4 mA			2.3	3.7		V
		V _{ID} = OPEN, I _{OH} = -0.4 mA			2.3	3.7		V
V _{OL}	Output Low Voltage (Figure 12)	V _{ID} = -0.5V, I _{OL} = +8 mA				0.3	0.7	V
		V _{ID} = -0.5V, I _{OL} = +16 mA				0.3	0.8	V
R _{IN}	Input Resistance			10	20		kΩ	
DEVICE CHARACTERISTICS								
V _{IH}	High Level Input Voltage	DE, RE, or DI		2.0		V _{CC}	V	
V _{IL}	Low Level Input Voltage			GND		0.8	V	
I _{IH}	High Level Input Current					20	μA	
I _{IL}	Low Level Input Current					-100	μA	
V _{CL}	Input Clamp Voltage					-0.7	-1.5	V
I _{CC}	Output Low Voltage Supply Current (No Load)	DE = 0V, RE = 0V, DI = 0V			39	60	mA	
I _{CCR}		DE = 3V, RE = 0V, DI = 0V			24	50	mA	
I _{CCD}		DE = 0V, RE = 3V, DI = 0V			40	75	mA	
I _{CCX}		DE = 3V, RE = 3V, DI = 0V			27	45	mA	

Switching Characteristics

Over recommended Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Note 4)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRIVER CHARACTERISTICS						
t _{PLHD}	Diff. Prop. Delay Low to High	R _L = 54Ω C _L = 50 pF C _D = 50 pF (Figures 4, 5)	8	17	60	ns
t _{PHLD}	Diff. Prop. Delay High to Low		8	19	60	ns
t _{SKD}	Diff. Skew (t _{PLHD} –t _{PHLD})			2	10	ns
t _r	Diff. Rise Time			11	60	ns
t _f	Diff. Fall Time			11	60	ns
t _{PLH}	Prop. Delay Low to High	R _L = 27Ω, C _L = 15 pF (Figures 6, 7)		22	85	ns
t _{PHL}	Prop. Delay High to Low			25	85	ns
t _{PZH}	Enable Time Z to High	R _L = 110Ω C _L = 50 pF (Figures 8–11)		25	60	ns
t _{PZL}	Enable Time Z to Low			30	60	ns
t _{PHZ}	Disable Time High to Z			16	60	ns
t _{PLZ}	Disable Time Low to Z			11	60	ns
RECEIVER CHARACTERISTICS						
t _{PLH}	Prop. Delay Low to High	V _{ID} = –1.5V to +1.5V C _L = 15 pF (Figures 13, 14)	15	37	90	ns
t _{PHL}	Prop. Delay High to Low		15	43	90	ns
t _{SK}	Skew (t _{PLH} –t _{PHL})			6	15	ns
t _{PZH}	Enable Time Z to High	C _L = 15 pF (Figures 15, 16)		12	60	ns
t _{PZL}	Enable Time Z to Low			28	60	ns
t _{PHZ}	Disable Time High to Z			20	60	ns
t _{PLZ}	Disable Time Low to Z			10	60	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

Note 3: $\Delta |V_{T1}|$ and $\Delta |V_{OS}|$ are changes in magnitude of V_{T1} and V_{OS} , respectively, that occur when the input changes state.


Note 4: All typicals are given for $V_{CC} = 5.0\text{V}$ and $T_A = +25^\circ\text{C}$.

Note 5: Threshold parameter limits specified as an algebraic value rather than by magnitude.

Note 6: Hysteresis defined as $V_{HST} = V_{TH} - V_{TL}$.


Note 7: I_N includes the receiver input current and driver TRI-STATE leakage current.

Parameter Measurement Information




TL/F/11384-2

FIGURE 1. Driver V_{T1} and V_{OS} Test Circuit




TL/F/11384-3

FIGURE 2. Driver V_{OH} and V_{OL} Test Circuit



TL/F/11384-4

FIGURE 3. Driver Short Circuit Test Circuit




(Note 9)

TL/F/11384-5


FIGURE 4. Driver Differential Propagation Delay and Transition Time Test Circuit

Parameter Measurement Information (Continued)




TL/F/11384-6

FIGURE 5. Driver Differential Propagation Delays and Transition Times



TL/F/11384-7

FIGURE 6. Driver Propagation Delay Test Circuit



TL/F/11384-8

FIGURE 7. Driver Propagation Delays

Parameter Measurement Information (Continued)




FIGURE 8. Driver TRI-STATE Test Circuit (t_{pZH} , t_{pHZ})

TL/F/11384-9




FIGURE 9. Driver TRI-STATE Delays (t_{pZH} , t_{pHZ})

TL/F/11384-10





FIGURE 10. Driver TRI-STATE Test Circuit (t_{pZL} , t_{pLZ})


TL/F/11384-11

Parameter Measurement Information (Continued)




TL/F/11384-12

FIGURE 11. Driver TRI-STATE Delays (t_{pZL} , t_{pLZ})




TL/F/11384-13

FIGURE 12. Receiver V_{OH} and V_{OL}



TL/F/11384-14

FIGURE 13. Receiver Propagation Delay Test Circuit



TL/F/11384-15

FIGURE 14. Receiver Propagation Delays

Parameter Measurement Information (Continued)




FIGURE 15. Receiver TRI-STATE Delay Test Circuit

TL/F/11384-16








FIGURE 16. Receiver Enable and Disable Timing

Note 8: The input pulse is supplied by a generator having the following characteristics: $f = 1.0$ MHz, 50% duty cycle, t_r and $t_f < 6.0$ ns, $Z_0 = 50\Omega$.


Note 9: C_L includes probe and stray capacitance.

Note 10: Diodes are 1N916 or equivalent.


Typical Performance Characteristics




TL/F/11384-22




TL/F/11384-23




TL/F/11384-24



TL/F/11384-25




TL/F/11384-26




TL/F/11384-27


Typical Performance Characteristics (Continued)




TL/F/11384-28




TL/F/11384-29




TL/F/11384-30



TL/F/11384-31




TL/F/11384-32



TL/F/11384-33


Typical Performance Characteristics (Continued)



TL/F/11384-34

Typical Applications Information

SAE J1708 Node with External Bias Resistors and Filters



TL/F/11384-21