

DS3654 Printer Solenoid Driver

General Description


The DS3654 is a serial-to-parallel 10-bit shift register with a clock and data input, a data output from the tenth bit, and 10 open-collector clamped relay driver outputs suitable for driving printer solenoids.

Timing for the circuit is shown in *Figure 1*. Data input is sampled on the positive clock edge. Data output changes

on the negative clock edge, and is always active. Enable transfers data from the shift register to the open-collector outputs. Internal circuitry inhibits output enable for power supply voltage less than 6V.

Each output sinks 250 mA and is internally clamped to ground at 50V to dissipate energy stored in inductive loads.

Connection Diagram




Top View

TL/F/5817-1

Order Number DS3654N
See NS Package Number N16E

Pin No.	Function
1	Output Enable
2	Output 6
3	Output 7
4	Output 8
5	Output 9
6	Output 10
7	Data Output
8	Ground
9	Clock Input
10	Data Input
11	Output 1
12	Output 2
13	Output 3
14	Output 4
15	Output 5
16	V _{CC}

Logic Diagram



TL/F/5817-2

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V _{CC}	9.5V Max
Input Voltage	-0.5V Min. 9.5V Max
Output Supply, V _{p-p}	45V Max
Storage Temperature Range	-65°C to +150°C
Output Current (Single Output)	0.4A
Ground Current	4.0A
Peak Power Dissipation t < 10 ms, Duty Cycle < 5%	4.5W Max

Maximum Power Dissipation* at 25°C

Molded Package

1687 mW

Lead Temperature (Soldering, 4 seconds)

260°C

*Derate molded package 13.5 mW/°C above 25°C.

Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	7.5	9.5	V
Temperature (T _A)	0	+70	°C
Output Supply (V _{p-p})	40		V

Electrical Characteristics (Notes 2, 3 and 4) V_{p-p} = 30V unless otherwise noted

Parameter	Conditions	Min	Typ	Max	Units
Logical "1" Input Voltage		2.6			V
Logical "0" Input Voltage				0.8	V
Logical "1" Output Voltage Clamp	I _{CLAMP} = 0.1A, V _{EN} = 0V	45	50	65	V
Logical "1" Output Current	V _{OH} = 40V, V _{EN} = 0V			1.0	mA
Logical "0" Output Voltage	I _{OL} = 250 mA, V _{EN} = 2.6V			1.6	V
Logical "1" Input Current					
Clock	T _A = 70°C, V _{CL} = 2.6V	0.2	0.33		mA
Enable	T _A = 70°C, V _{EN} = 2.6V	0.2	0.33		mA
Data	T _A = 70°C, V _D = 2.6V	0.3	0.57		mA
Clock	T _A = 0°C, V _{CL} = 2.6V		0.33	0.5	mA
Enable	T _A = 0°C, V _{EN} = 2.6V		0.33	0.5	mA
Data	T _A = 0°C, V _D = 2.6V		0.57	0.75	mA
Logical "0" Input Current					
Clock	T _A = 70°C, V _{CL} = 1V		125		µA
Enable	T _A = 70°C, V _{EN} = 1V		125		µA
Data	T _A = 70°C, V _D = 1V		220		µA
Input Pull-Down Resistance					
Clock	T _A = 25°C, V _{CL} < V _{CC}		8		kΩ
Enable	T _A = 25°C, V _{EN} < V _{CC}		8		kΩ
Data	T _A = 25°C, V _D < V _{CC}		4.5		kΩ
Supply Current (I _{CC})					
Outputs Disabled	T _A ≥ 25°C, V _{EN} = 0V, V _{DO} = 0V, V _{CC} = 9.5V		27	40	mA
Outputs Enabled	T _A ≥ 25°C, V _{EN} = 2.6V, I _{OL} = 250 mA Each Bit		55	70	mA
Data Output Low (V _{DOL})	V _D = 0V, I _{OL} = 0V		0.01	0.5	V
Data Output High (V _{D0H})	V _D = 2.6V, I _{OH} = -0.75 mA	2.6	3.4		V
Data Output Pull-Down Resistance	V _D = 0V, V _{D0} = 1V		14		kΩ

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the 0°C to +70°C temperature range and the 7.5V to 9.5V power supply range. All typical values given are for V_{CC} = 8.5V and T_A = 25°C.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

Switching Characteristics 0°C to +70°C, TA = 25°C, nominal power supplies unless otherwise noted

Parameter	Conditions	Min	Typ	Max	Units
Clk, Data and Enable Inputs	(Figure 1)				
t_{FC}	$t_{BIT} \geq 10 \mu s$			2.0	μs
t_{RC}		2		2.0	μs
t_{CLK}		3.5			μs
$t_{\bar{CLK}}$					μs
t_{HOLD}				1.0	μs
t_{SET-UP}				1.0	μs
$t_{FE}, t_{FD} IN$				1.0	μs
$t_{FE}, t_{FD} IN$				5.0	μs
Output 1–10	$V_{p-p} = 20V$ $R_L = 100\Omega, C_L < 100 pF$ $R_L = 100\Omega, C_L < 100 pF$			1.2	μs
t_{FO}			1.2		μs
t_{FO}			3.5		μs
t_{PDEH}			3.0		μs
t_{PDEL}					μs
Data Output					
t_{PDH}, t_{PDL}	$R_L = 5 k\Omega, C_L \leq 10 pF$			0.8	μs
t_{RD}				0.4	μs
t_{FD}				0.4	μs
Clock to Enable Delay					
t_{CE}		2 t_{BIT}			μs
Enable to Clock Delay		t_{BIT}			μs


Switching Time Waveforms

FIGURE 1. Shift Timing

TL/F/5817-3

Definition of Terms

V_{p-p}: Output power supply voltage. The return for open-collector relay driver outputs.

t_{BIT}: Period of the incoming clock.

V_{CLK}: The voltage at the clock input.

t_{CLK}: The portion of t_{BIT} when V_{CLK} \geq 2.6V

t_{CLK}: The portion of t_{BIT} when V_{CLK} \leq 0.8V

t_{SET-UP}: The time prior to the end of t_{CLK} required to insure valid data at the shift register input for subsequent clock transitions.

t_{HOLD}: The time following the start of t_{CLK} required to transfer data within the shift register.