ICC 500 μA max

 \geq 64 nodes

 $\geq 2 \text{ kV}$

National Semiconductor

DS36C279 Low Power EIA-RS-485 Transceiver with Sleep Mode

General Description

The DS36C279 is a low power differential bus/line transceiver designed to meet the requirements of RS-485 Standard for multipoint data transmission. In addition it is compatible with TIA/EIA-422-B.


The sleep mode feature automatically puts the device in a power saving mode when both the driver and receiver are disabled.^{††} The device is ideal for use in power conscious applications where the device may be disabled for extended periods of time.

The driver and receiver outputs feature TRI-STATE® capability. The driver outputs operate over the entire common mode range of -7V to +12V. Bus contention or fault situations that cause excessive power dissipation within the device are handled by a thermal shutdown circuit, which forces the driver outputs into a high impedance state.

The receiver incorporates a fail safe circuit which guarantees a high output state when the inputs are left open.†

The DS36C279T is fully specified over the industrial temperature range (-40° C to $+85^{\circ}$ C).

Connection and Logic Diagram



TL/F/12053-1 Order Number DS36C279M, DS36C279N, DS36C279TM or DS36C279TN See NS Package Number M08A or N08E

Features

- 100% RS-485 compliant
 Guaranteed RS-485 device interoperation
- Low power CMOS design
 Automatic sensing sleep mode
- Reduces I_{CC} to 10 μ A maximum
- Built-in power up/down glitch-free circuitry
 Permits live transceiver intersection/displacement
- DIP and SOIC packages available
- Industrial temperature range -40°C to +85°C ■ On-board thermal shutdown circuitry
- Prevents damage to the device in the event of excessive power dissipation
- Wide common mode range -7V to +12V
- Receive open input fail-safe†
 ¼ unit load (DS36C279) ≥ 128 nodes
- 1/4 unit load (DS36C279)
 1/2 unit load (DS36C279T)
- ESD (Human Body Model)
- Drop-in replacement for:
- LTC485 MAX485 DS75176 DS3695

Truth Tabla

DRIVER	SECTION					
RE*	DE	DI	DO/RI	DO*/RI*		
х	н	н	н	L		
х	н	L	L	н		
х	L	X	z	Z		
RECEIVE	RECEIVER SECTION					
RE*	DE	F	RI-RI*	RO		
L	L	≥	≥ +0.2V			
L	L	≤-0.2V L				
н	L	X Z††				
L	L		OPEN† H			

Note1: Non-terminated, open input only

tt: Device enters sleep mode if enable conditions are held > 600 ns

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	+ 12V
Input Voltage (DE, RE*, & DI)	-0.5V to (V _{CC} + 0.5V)
Common Mode (V _{CM})	- A
Driver Output/Receiver Input	± 15V
Input Voltage (DO/RI, DO*/RI*)	±14V
Receiver Output Voltage	-0.5V to (V _{CC} + 0.5V)
Maximum Package Power Dissip @ +25°C	pation
M Package 1190 mW, derate	9.5 mW/°C above + 25°C
N Package 744 mW, derate	6.0 mW/°C above + 25°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 4 s	ec) + 260°C

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})	+ 4.75	+ 5.0	+ 5.25	v
Bus Voltage	-7		+ 12	v
Operating Free Air Ten	perature	(T_A)		
DS36C279T	-40	+ 25	+ 85	°C
DS36C279	0	+ 25	+ 70	°C

Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Notes 2 and 3)

Symbol	Parameter	Conditions	Reference		Min	Тур	Max	Units
DIFFERENT	TIAL DRIVER CHARACTERIS	rics						
V _{OD1}	Differential Output Voltage	I _O = 0 mA (No Load)			1.5		5.0	v
V _{OD0}	Output Voltage	l _O = 0 mA	(422) (485)		0		5.0	v
V _{OD0*}	Output Voltage	(Output to GND)		(400)			5.0	V
V _{OD2}	Differential Output Voltage	$R_L = 50\Omega$	(422)	Figure 1	2.0	2.8		v
	(Termination Load)	$R_L = 27\Omega$	(485)	, igure i	1.5	2.3	5.0	V
ΔV _{OD2}	Balance of V _{OD2} V _{OD2} V _{OD2} •	$R_L = 27\Omega \text{ or } 50\Omega$	(Note 4) (422, 485)		-0.2	0.1	+0.2	v
V _{OD3}	Differential Output Voltage (Full Load)	R1 = 54 Ω , R2 = 375 Ω V _{TEST} = -7V to + 12V	Figure 2		1.5	2.0	5.0	v
Voc	Driver Common Mode	$R_L = 27\Omega$	(485)	Figure 1	0		3.0	v
	Output Voltage	$R_L = 50\Omega$	(422)	' igure i	0		3.0	v
ΔV _{OC}	Balance of V _{OC} V _{OC} - V _{OC} •	$R_L = 27\Omega \text{ or}$ $R_L = 50\Omega$	(Note 4) (422, 485)		-0.2		+0.2	v
IOSD	Driver Output Short-Circuit	$V_0 = +12V$	(485)	Figure 4		200	+ 250	mA
Current		$V_0 = -7V$	(485)			- 190	-250	mA

DS36C279

Electrical Characteristics Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Notes 2 and 3)

Symbol	Parameter	Conditions		Reference	Min	Тур	Max	Units
RECEIVE	R CHARACTERISTICS							
V _{TH}	Differential Input High Threshold Voltage	$V_{O} = V_{OH}, I_{O} = -0.4 \text{ mA}$ -7V $\leq V_{CM} \leq +12V$		(Note 5)		+ 0.035	+0.2	v
V _{TL}	Differential Input Low Threshold Voltage	$\label{eq:VO} \begin{split} V_{O} &= V_{OL}, \ I_{O} = 0.4 \ \text{m}. \\ -7V \leq V_{CM} \leq +12V \end{split}$	A	(422, 485)	-0.2	-0.035		v
V _{HST}	Hysteresis	$V_{CM} = 0V$		(Note 6)		70		mV
R _{IN}	Input Resistance	$-7V \leq V_{CM} \leq +12V$ DS36	DS36C279T		24	68		kΩ
			DS36C279		48	68		kΩ
IIN	I _{IN} Line Input Current (Note 7)	$DE = V_{IL}, RE^* = V_{IL}, V_{CC} = 4.75 \text{ to } 5.25$	DS36C279	$V_{IN} = +12V$	0	0.19	0.25	mA
				$V_{\rm IN} = -7V$	0	-0.1	-0.2	mA
			DS36C279T	$V_{IN} = +12V$	0	0.19	0.5	mA
				$V_{IN} = -7V$	0	-0.1	-0.4	mA
I _{ING}	NG Line Input Current Glitch	Other Input = 0V,	DS36C279	$V_{IN} = +12V$	0	0.19	0.25	mA
(Note 7)	$DE = V_{IL}, RE^* = V_{IL},$		$V_{IN} = -7V$	0	-0.1	-0.2	mA	
		$V_{CC} = +3.0V \text{ or } 0V,$ $T_A = 25^{\circ}C$	DS36C279T	$V_{IN} = +12V$	0	0.19	0.5	mA
				$V_{IN} = -7V$	0	-0.1	-0.4	mA
I _B	Input Balance Test	$RS = 500\Omega$		(422) (Note 10)			±400	mV
VOH	High Level Output Voltage	$I_{OH} = -4 \text{ mA}, V_{ID} = +0.2 \text{V}$		RO	3.5	4.6		v
VOL	Low Level Output Voltage	$I_{OL} = +4 \text{ mA}, V_{ID} = -0.2 \text{V}$		Figure 11		0.3	0.5	v
IOSR	Short Circuit Current	V _O = GND		RO	7	35	85	mA
IOZR	TRI-STATE Leakage Current	$V_0 = 0.4V$ to 2.4V					±1	μΑ
	HARACTERISTICS	•		-				
VIH	High Level Input Voltage				2.0		Vcc	v
VIL	Low Level Input Voltage] DE,	GND		0.8	v
Iн	High Level Input Current	$V_{\rm IH} = V_{\rm CC}$		RE*,			2	μA
Ι _{ΙL}	Low Level Input Current	$V_{\rm CC} = 5V$	$V_{IL} = 0V$				-2	μA
	$V_{\rm CC} = +3.0V$					-2	μΑ	
ICC	Power Supply Current	Driver and Receiver ON Driver OFF, Receiver ON Driver ON, Receiver OFF		V _{CC}		200	500	μA
ICCR	(No Load)					200	500	μA
ICCD						200	500	μA
ICCX		Sleep Mode				0.2	10	μA

DS36C279

	hing Characteristics		wise specified (Notes 3		1.1		5
Symbol	Parameter	Conditions	Reference	Min	Тур	Max	Units
DRIVER CH	IARACTERISTICS					-	
^t PHLD	Differential Propagation Delay High to Low	$R_L = 54\Omega, C_L = 100 pF$		10	39	80	ns
^t PLHD	Differential Propagation Delay Low to High			10	40	80	ns
tskD	Differential Skew tPHLD - tPLHD		Figures 5, 6	0	1	10	ns
t _r	Rise Time			3	25	50	ns
t _f	Fall Time	- Q	<i>a</i> .	3	25	50	ns
t _{PHZ}	Disable Time High to Z	C _L = 15 pF	Figures 7, 8		80	200	ns
t _{PLZ}	Disable Time Low to Z	RE* = L	Figures 9, 10		80	200	ns
t _{PZH}	Enable Time Z to High	C _L = 100 pF	Figures 7, 8		50	200	ns
tPZL	Enable Time Z to Low	RE* = L	Figures 9, 10		65	200	ns
t _{PSH}	Driver Enable from Sleep Mode to Output High	C _L = 100 pF (Note 9)	Figures 7, 8	70	98	250	ns
t _{PSL}	Driver Enble from Sleep Mode to Output Low	C _L = 100 pF (Note 9)	Figures 9, 10	70	98	250	ns
RECEIVER	CHARACTERISTICS						
t _{PHL}	Propagation Delay High to Low	C _L = 15 pF		30	210	400	ns
t _{PLH}	Propagation Delay Low to High		Figures 12, 13	30	190	400	ns
t _{SK}	Skew, t _{PHL} - t _{PLH}			0	20	50	ns
t _{PLZ}	Output Disable Time	C _L = 15 pF			50	150	ns
t _{PHZ}		DE = H	Figures 14, 15, 16		55	150	ns
tezL	Output Enable Time		- Figures 14, 13, 10		40	150	ns
t _{PZH}					45	150	ns
t _{PSH}	Receiver Enable from Sleep Mode to Output High	C _L = 15 pF (Note 9)	Figures 14, 16	70	97	250	ns
t _{PSL}	Receiver Enable from Sleep Mode to Output Low	C _L = 15 pF (Note 9)	Figures 14, 15	70	95	250	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Current Into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD1} and V_{OD2}.

Note 3: All typicals are given for: $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$.

Note 4: Delta |V_{OD2}| and Delta |V_{OC}| are changes in magnitude of V_{OD2} and V_{OC}, respectively, that occur when input changes state.


Note 5: Threshold parameter limits specified as an algebraic value rather than by magnitude.

Note 6: Hysteresis defined as $V_{HST} = V_{TH} - V_{TL}$.

Note 7: IIN includes the receiver input current and driver TRI-STATE leakage current.

Note 8: CL includes probe and jig capacitance.

Note 9: For enable from sleep mode delays DE = L and RE* = H for greater than 600 ns prior to test (device is in sleep mode). Note 10: For complete details of test, see RS-485.




http://www.national.com

DS36C279



Parameter Measurement Information (Continued) 31 DI OUT DE 1.5V OV OR 3V 0 0V 500 Q t_{РZH} ŧрнz GENERATOR 04 OUT (PSH) 2.3 VOFF = GNDTL/F/12053-8 50 Q S1 to D0 for DI = 3V FIGURE 8. TRI-STATE and Sleep Mode Waveforms S1 to DO* for DI = OV (tPZH, (tPSH), tPHZ) TL/F/12053-7 FIGURE 7. TRI-STATE and Sleep Mode Test Circuit (tpzH, (tpsH), tpHZ) 3V DE 51 1.5 ٥v 500 D ^tPZL t_{PLZ} (tpsL) OV OR 3V O OUT 2 3V OUT + 0 5V) GENERATOR DF TL/F/12053-10 FIGURE 10. TRI-STATE and Sleep Mode Waveforms S1 to D0 for DI = OV 50 N (tpzL, (tpsL), tpLZ) S1 to $D0^*$ for DI = 3VTL/F/12053-9 FIGURE 9. TRI-STATE and Sleep Mode Test Circuit (tpzL, (tpsL), tpLZ) GENERATOR ٧a 50Ω RO ٥٧ TL/F/12053-12 FIGURE 12. Receiver Differential Propagation Delay **Test Circuit** TL/F/12053-11 FIGURE 11. Receiver VOH and VOL 3V RI ٥v ^tPHLC tPLHD VOH RO 5V 1.5 VOL TL/F/12053-13 FIGURE 13. Receiver Differential Propagation Delay Waveforms



4-65

http://www.national.com

Typical Application Information

13 FIGURE 18. Ty	⊺4 /pical RS-485 Bus I r	T32	TL/F/12053-18
TABLE I. (Device Pin Descripti	ons	


Pin No.	Name	Description
1	RO	Receiver Output: When RE (Receiver Enable) is LOW, the receiver is enabled (ON), if DO/RI \ge DO*/RI* by 200 mV, RO will be HIGH. If DO/RI \le DO*/RI* by 200 mV, RO will be LOW. Additionally RO will be HIGH for OPEN (Non-terminated) Inputs.
2	RE*	Receiver Output Enable: When RE* is LOW the receiver output is enabled. When RE* is HIGH, the receiver output is in TRI-STATE (OFF). When RE* is HIGH and DE is LOW, the device will enter a low-current sleep mode after 600 ns.
3	DE	Driver Output Enable: When DE is HIGH, the driver outputs are enabled. When DE is LOW, the driver outputs are in TRI-STATE (OFF). When RE* is HIGH and DE is LOW, the device will enter a low-current sleep mode after 600 ns.
4	DI	Driver Input: When DE (Driver Enable) is HIGH, the driver is enabled, if DI is LOW, then DO/RI will be LOW and DO*/RI* will be HIGH. If DI is HIGH, then DO/RI is HIGH and DO*/RI* is LOW.
5	GND	Ground Connection.
6	DO/RI	Driver Output/Receiver Input, 485 Bus Pin.
7	DO*/RI*	Driver Output/Receiver Input, 485 Bus Pin.
8	V _{CC}	Positive Power Supply Connection: Recommended operating range for V_{CC} is +4.75V to +5.25V.

Unit Load

A unit load for an RS-485 receiver is defined by the input current versus the input voltage curve. The gray shaded region is the defined operating range from -7V to +12V. The top border extending from -3V at 0 mA to +12V at +1 mA is defined as one unit load. Likewise, the bottom border extending from +5V at 0 mA to -7V at -0.8 mA is also defined as one unit load (see Figure 19). An RS-485 driver is capable of driving up to 32 unit loads. This allows up to 32 nodes on a single bus. Although sufficient for many applications, it is sometimes desirable to have even more nodes. For example, an aircraft that has 32 rows with 4 seats per row would benefit from having 128 nodes on one bus. This would allow signals to be transferred to and from each individual seat to 1 main station. Usually there is one or two less seats in the last row of the aircraft near the restrooms and food storage area. This frees the node for the main station. The DS36C278, the DS36C279, and the DS36C280 all have 1/2 unit load and 1/4 unit load (UL) options available. These devices will allow up to 64 nodes or 128 nodes guaranteed over temperature depending upon which option is selected. The 1/2 UL option is available in industrial temperature and the 1/4 UL is available in commercial temperature.

First, for a $\frac{1}{2}$ UL device the top and bottom borders shown in *Figure 19* are scaled. Both 0 mA reference points at +5V and -3V stay the same. The other reference points are + 12V at +0.5 mA for the top border and -7V at -0.4 mA for the bottom border (see *Figure 19*). Second, for a $\frac{1}{4}$ UL device the top and bottom borders shown in *Figure 19* are scaled also. Again, both 0 mA reference points at +5V and -3V stay the same. The other reference points are +12V at +0.25 mA for the top border and -7V at -0.2 mA for the bottom border (see *Figure 19*).

The advantage of the $\frac{1}{2}$ UL and $\frac{1}{4}$ UL devices is the increased number of nodes on one bus. In a single master multi-slave type of application where the number of slaves exceeds 32, the DS36C278/279/280 may save in the cost of extra devices like repeaters, extra media like cable, and/or extra components like resistors.



Unit Load (Continued)

The DS36C279 and DS36C280 have an additional feature which offers more advantages. The DS36C279 has an automatic sleep mode function for power conscious applications. The DS36C280 has a slew rate control for EMI conscious applications. Refer to the sleep mode and slew rate control portion of the application information section in the corresponding datasheet for more information on these features.

Sleep Mode

The DS36C279 features an automatic shutdown mode that allows the device to save power when not transmitting data. Since the shutdown mode is automatic, no external components are required. It may be used as little or as much as the application requires. The more the feature is utilized, the more power it saves. The sleep mode is automatically entered when both the driver and receiver are disabled. This occurs when both the DE pin is asserted to a logic low and the RE* pin is asserted to a logic high. Once both pins are asserted the device will enter sleep mode typically in 50 ns. The DS36C279 is guaranteed to go into sleep mode within 600 ns after both pins are asserted. The device wakes up (comes out of sleep mode) when either the DE pin is asserted to a logic high and/or the RE* pin is asserted to a logic low. After the device enters sleep mode it will take longer for the device to wake up than it does for the device to enable from TRI-STATE. Refer to datasheet specifications test and test.

The benefit of the DS36C279 is definitely its power savings. When active the device has a maximum I_{CC} of 500 μA . When in sleep mode the device has a maximum I_{CC} of only 10 μA , which is 50 times less power than when active. The I_{CC} when the device is active is already very low but when in sleep mode the I_{CC} is ultra low.