

DS75160A/DS75161A/DS75162A IEEE-488 GPIB Transceivers

General Description

This family of high-speed-Schottky 8-channel bi-directional transceivers is designed to interface TTL/MOS logic to the IEEE Standard 488-1978 General Purpose Interface Bus (GPIB). PNP inputs are used at all driver inputs for minimum loading, and hysteresis is provided at all receiver inputs for added noise margin. The IEEE-488 required bus termination is provided internally with an active turn-off feature which disconnects the termination from the bus when V_{CC} is removed.


The General Purpose Interface Bus is comprised of 16 signal lines — 8 for data and 8 for interface management. The data lines are always implemented with DS75160A, and the management lines are either implemented with DS75161A in a single-controller system, or with DS75162A in a multi-controller system.

Features

- 8-channel bi-directional non-inverting transceivers
- Bi-directional control implemented with TRI-STATE® output design
- Meets IEEE Standard 488-1978
- High-speed Schottky design
- Low power consumption
- High impedance PNP inputs (drivers)
- 500 mV (typ) input hysteresis (receivers)
- On-chip bus terminators
- No bus loading when V_{CC} is removed
- Pin selectable open collector mode on DS75160A driver outputs
- Accommodates multi-controller systems

Connection Diagrams


Dual-In-Line Package



Top View

Order Number DS75160AN or DS75160AWM See NS Package Number M20B or N20A


Dual-In-Line Package



TL/F/5804-15

Order Number DS75162AWM, DS75162AN See NS Package Number M24B or N24B

Dual In-Line Package



Order Number DS75161AN or DS75161AWM See NS Package Number M20B or N20B

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V_{CC}
Input Voltage

7.0V 5.5V

Storage Temperature Range

 $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Lead Temperature (Soldering, 4 sec.)

Maximum Power Dissipation* at 25°C

260°C

Molded Package

1897 mW

Electrical Characteristics (Notes 2 and 3)

	Min	Max	Units
V _{CC} , Supply Voltage	4.75	5.25	V
T _A , Ambient Temperature	0	70	°C
IOL, Output Low Current			
Bus		48	mA
Terminal		16	mA

Operating Conditions

Symbol	Parame	eter		Conditions	Min	Тур	Max	Units	
VIH	High-Level Input Vol	tage			2			٧	
VIL	Low-Level Input Volt	age					0.8	V	
V _{IK}	Input Clamp Voltage		$I_{\parallel} = -18 \text{ mA}$			-0.8	-1.5	V	
V _{HYS}	Input Hysteresis	Bus			400	500		mV	
V _{OH}	High-Level	Terminal	I _{OH} = -800	μΑ	2.7	3.5		V	
	Output Voltage	Bus (Note 5)	$I_{OH} = -5.2 \text{m}$	nA	2.5	3.4		*	
V _{OL}	Low-Level	Terminal	I _{OL} = 16 mA	I _{OL} = 16 mA		0.3	0.5	v	
	Output Voltage	Bus	I _{OH} = 48 mA			0.4	0.5	•	
Чн	High-Level	Terminal and				0.2	100	μА	
	Input Current	TE, PE, DC,	$V_{l} = 5.5V$ $V_{l} = 2.7V$			0.1	20	"	
l _{IL}	Low-Level Input Current	SC Inputs	V _I = 0.5V			-10	-100	μΑ	
V _{BIAS}	Terminator Bias Voltage at Bus Port		Driver Disabled	I _{I(bus)} = 0 (No Load)	2.5	3.0	3.7	٧	
ILOAD	LOAD Terminator			$V_{l(bus)} = -1.5V \text{ to } 0.4V$	-1.3				
	Bus Loading	Bus		$V_{I(bus)} = 0.4V \text{ to } 2.5V$			-3.2		
	Current		Driver Disabled	V _{I(bus)} = 2.5V to 3.7V			2.5 -3.2 mA		
				V _{I(bus)} = 3.7V to 5V	0		2.5		
				V _{I(bus)} = 5V to 5.5V	0.7		2.5		
			$V_{CC} = 0V, V_{IC}$	_(bus) = 0V to 2.5V			40	μΑ	
los	Short-Circuit	Terminal	$V_1 = 2V, V_0 =$	= 0V (Note 4)	- 15	-35	-75	mA	
	Output Current	Bus (Note 5)			-35	-75	-150	IIIA	
lcc	Supply Current	DS75160A	Transmit, TE	$= 2V, PE = 2V, V_{\parallel} = 0.8V$		85	125		
			Receive, TE = 0.8V, PE = 2V, V ₁ = 0.8V			70	100	mA	
		DS75161A	TE = 0.8V, DC = 0.8V, V _I = 0.8V			84	125	"'A	
		DS75162A	TE = 0.8V, D	$C = 0.8V, SC = 2V, V_1 = 0.8V$		85	125		
C _{IN}	Bus-Port Capacitance	Bus	V _{CC} = 5V or (f = 1 MHz	0V, V _I = 0V to 2V,		20	30	рF	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the 0°C to +70°C temperature range and the 4.75V to 5.25V power supply range. All typical values are for T_A = 25°C and V_{CC} = 5.0V.

Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: This characteristic does not apply to outputs on DS75161A and DS75162A that are open collector.

Molded Package

*Derate molded package 15.2 mW/°C above 25°C.


Symbol	Parameter	From	То	Conditions	D	S7516	0A	D:	37516	1A	DS75162A			Units
Зушьог	raiametei	rioiii		Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Onits
t _{PLH}	Propagation Delay Time, Low to High Level Output	Terminal	Bus	$V_{L} = 2.3V$ $R_{L} = 38.3\Omega$		10	20		10	20		10	20	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	Tomina	,	C _L = 30 pF Figure 1		14	20		14	20		14	20	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	Bus	Terminal	$V_L = 5.0V$ $R_L = 240\Omega$		14	20		14	20		14	20	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	D 45		C _L = 30 pF Figure 2		10	20		10	20		10	20	ns
^t PZĤ	Output Enable Time to High Level	-	OC, ; ; ; 2) Bus	$V_I = 3.0V$ $V_L = 0V$		19	32		23	40		23	40	ns
t _{PHZ}	Output Disable Time From High Level	TE, DC, or SC		$R_L = 480\Omega$ $C_L = 15 pF$ Figure 1		15	22		15	25		15	25	ns
t _{PZL}	Output Enable Time to Low Level	(Note 2) (Note 3)		$V_I = 0V$ $V_L = 2.3V$		24	35		28	48	- 0	28	48	ns
t _{PLZ}	Output Disable Time From Low Level			$R_L = 38.3\Omega$ $C_L = 15 pF$ Figure 1		17	25		17	27		17	27	ns
^t PZH	Output Enable Time to High Level			V _l = 3.0V V _L = 0V		17	33		18	40		18	40	ns
[†] PHZ	Output Disable Time From High Level	TE, DC, or SC	Terminal	$R_L = 3 k\Omega$ $C_L = 15 pF$ Figure 1		15	25		22	33		22	33	ns
tpZL	Output Enable Time to Low Level	(Note 2) (Note 3)		$V_I = 0V$ $V_L = 5V$		25	39		28	52		28	52	ns
t _{PLZ}	Output Disable Time From Low Level			$R_L = 280\Omega$ $C_L = 15 pF$ Figure 1		15	27		20	35		20	35	ns
tpzH	Output Pull-Up Enable Time (DS75160A Only)	PE	PE (Note 2) Bus	V _I = 3V		10	17		NA			NA		ns
t _{PHZ}	Output Pull-Up Disable Time (DS75160A Only)	(Note 2)		$R_L = 480$ $C_L = 15 p$	$R_L = 480\Omega$ $C_L = 15 pF$ Figure 1		10	15		NA			NA	


Note 1: Typical values are for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$ and are meant for reference only.

Note 2: Refer to Functional Truth Tables for control input definition.

Note 3: Test configuration should be connected to only one transceiver at a time due to the high current stress caused by the Vi voltage source when the output connected to that input becomes active.

Switching Load Configurations






TL/F/5804-9

*C_L includes jig and probe capacitance


FIGURE 2

Connection Diagrams (Continued)



TL/F/5804-2

TL/F/5804-3



Order Number DS75161AN, DS75162AN or DS75161AWM See NS Package Number M20B, N20A or N22A

Functional Description

DS75160A

This device is an 8-channel bi-directional transceiver with one common direction control input, denoted TE. When used to implement the IEEE-488 bus, this device is connected to the eight data bus lines, designated $\mathrm{DIO_1}-\mathrm{DIO_8}$. The port connections to the bus lines have internal terminators, in accordance with the IEEE-488 Standard, that are deactivated when the device is powered down. This feature guarantees no bus loading when $\mathrm{V_{CC}}=0\mathrm{V}$. The bus port outputs also have a control mode that either enables or disables the active upper stage of the totem-pole configuration. When this control input, denoted PE, is in the high state, the bus outputs operate in the high-speed totem-pole mode. When PE is in the low state, the bus outputs operate as open collector outputs which are necessary for parallel polling.

DS75161A


This device is also an 8-channel bi-directional transceiver which is specifically configured to implement the eight management signal lines of the IEEE-488 bus. This device, paired with the DS75160A, forms the complete 16-line interface between the IEEE-488 bus and a single controller instrumentation system. In compliance with the system organization of the management signal lines, the SRQ, NDAC, and NRFD bus port outputs are open collector. In contrast to the DS75160A, these open collector outputs are a fixed configuration. The direction control is divided into three groups. The DAV, NDAC, and NRFD transceiver directions are controlled by the TE input. The ATN, SRQ, REN, and IFC transceiver directions are controlled by the DC input. The EOI transceiver direction is a function of both the TE and DC inputs, as well as the logic level present on the ATN channel. The port connections to the bus lines have internal terminators identical to the DS75160A.

DS75162A

This device is identical to the DS75161A, except that an additional direction control input is provided, denoted SC. The SC input controls the direction of the REN and IFC transceivers that are normally controlled by the DC input on the DS75161A. This additional control function is instrumental in implementing multiple controller systems.

Table of Signal Line Abbreviations									
Signal Line Classi- fication	si- ion Definition		Device						
	DC	Direction Control	DS75161A/ DS75162A						
Control	PE	Pull-Up Enable	DS75160A						
Signals	TE	Talk Enable	All						
	SC	System Controller	DS75162A						
Data	B1-B8	Bus Side of Device							
I/O Ports	D1-D8	Terminal Side of Device	DS75160A						
	ATN	Attention							
	DAV	Data Valid							
i	EOI	End or Identify							
Management	IFC	Interface Clear	DS75161A/						
Signals	NDAC	Not Data Accepted	DS75162A						
	NRFD	Not Ready for Data							
	REN	Remote Enable							
	SRQ	Service Request							

Logic Diagrams



Note 1: Denotes driver


Note 3: Driver and receiver outputs are totem-pole configurations
Note 4: The driver outputs of DS75160A can have their active pull-ups
disabled by switching the PE Input (pln 11) to the logic low state. This
mode configures the outputs as open collector.

TL/F/5804-4

Logic Diagrams (Continued) DS75161A DS75162A 5 NDAC TERMINAL 8 ATN 10 SRQ 3 REN TL/F/5804-5 TL/F/5804-6 Denotes driver - Denotes receiver Note 3: Symbol "OC" specifies open collector output Note 4: Driver and receiver outputs that are not specified "OC" are totem-pole configurations TL/F/5804-7


Switching Waveforms

Transmit Propagation Delays




TL/F/5804-10

Receive Propagation Delays



TL/F/5804-11


Terminal Enable/Disable Times



TL/F/5804-12

TL/F/5804-13


Bus Enable/Disable Times



*Input signal: f=1.0 MHz, 50% duty cycle, $t_f=t_f \le 5$ ns

Performance Characteristics

Bus Port Load Characteristics



TL/F/5804-14

Refer to Electrical Characteristics table

Functional Truth Tables

DS75160A

Contro	•	Data Transceivers				
TE	PE	Direction	Bus Port Configuration			
Н	Н	Т	Totem-Pole Output			
н	L	Т	Open Collector Output			
L	X	R	Input			

DS75161A

Contro	ol Input	Level		Transceiver Signal Direction							
TE	DC	ATN	•	EOI	REN	IFC	SRQ	NRFD	NDAC	DAV	
Н	Η		R		R	R	Т	R	R	Т	
н	L		Т		Т	Т	R	R	R	Т	
L	н		R		R	R	Т	Т	T	R	
L	L		Т		Т_	Т	R	T	Т	R	
Н	Х	Н		Т							
L	x	н		R	-						
X	н	L		R							
X	L	L		Т	l						

DS75162A

Con	trol Inp	ut Leve	1	Transceiver Signal Direction							
sc	TE	DC	AT	N"	EOI	REN	IFC	SRQ	NRFD	NDAC	DAV
Н	Н	Н		R		Т	Т	Т	R	R	Т
Н	Н	L		Т		Т	Т	R	R	R	Т
Н	L	Н		R		Т	Т	т	Т	Т	R
Н	L	L	1	Т		Т	Т	R	Т	Т	R
L	н	Н		R		R	R	Т	R	R	Т
L	Н	L		Т		R	R	R	R	R	Т
L	L	Н		R		R	R	Т .	Т	Т	R
L	L	L		Т		R	R	R	T	T	R
х	Н	Х	H		Т						
X	L	х	н		R				l		
x	x	н	L		R		'				
×	x	L	L		T		l .				

H = High level input

L = Low level input

X = Don't care

T = Transmit, i.e., signal outputted to bus

R = Receive, i.e., signal outputted to terminal

^{*}The ATN signal level is sensed for internal multiplex control of EOI transmission direction logic.



DS7640/DS8640 Quad NOR Unified Bus Receiver

General Description


The DS7640 and DS8640 are quad 2-input receivers designed for use in bus organized data transmission systems interconnected by terminated 120Ω impedance lines. The external termination is intended to be 180Ω resistor from the bus to the +5V logic supply together with a 390Ω resistor from the bus to ground. The design employs a built-in input threshold providing substantial noise immunity. Low input current allows up to 27 driver/receiver pairs to utilize a common bus.

Features

- Low input current with normal V_{CC} or $V_{CC} = 0V$ (30 μA typ)
- High noise immunity (1.1V typ)
- Temperature-insensitive input thresholds track bus logic levels
- TTL compatible output
- Matched, optimized noise immunity for "1" and "0" levels
- High speed (19 ns typ)

Connection Diagram

Dual-In-Line Package




TL/F/5805-1

Order Number DS7640J or DS8640N See NS Package Number J14A or N14A

Typical Application

120() Unified Data Bus



TL/F/5805-2

Absolute	Maximum	Ratings	(Note 1)
----------	---------	---------	----------

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply voltage	7.00
Input Voltage	5.5V
Storage Temperature Range	-65°C to +150°C
Maximum Power Dissipation* at 25°C	
Cavity Package	1308 mW

Lead Temperature (Soldering, 4 seconds)

Cumply Voltage

Molded Package

*Derate cavity package 8.7 mW/*C above 25°C; derate molded package 9.7 mW/*C above 25°C.

aitions	5				
Min	Max	Units			
4.5	5.5	٧			
4.75	5.25	٧			
-55	+ 125	°C			
0	+ 70	°C			
	Min 4.5 4.75 -55	Min Max 4.5 5.5 4.75 5.25 -55 + 125			

saratina Canditiana

Electrical Characteristics

The following apply for $V_{MIN} \le V_{CC} \le V_{MAX}$, $T_{MIN} \le T_A \le T_{MAX}$, unless otherwise specified (Notes 2 and 3)

1207 mW

260°C

Symbol	Parameter	Cond	Itions	Min	Тур	Max	Units
V _{IH}	High Level Input Threshold	V _{OUT} = V _{OL}	1.80	1.50		V	
			DS8640	1.70	1.50		V
V _{IL}	Low Level Input Threshold	V _{OUT} = V _{OH} DS7640			1.50	1.20	٧
		A	DS8640		1.50	1.30	٧
ŧн	Maximum Input Current	V _{IN} = 4V	V _{CC} = V _{MAX}		30	80	μА
				1.0	50	μΑ	
կլ	Maximum Input Current	$V_{IN} = 0.4V, V_{CC} = V_{MAX}$	Κ		1.0	50	μА
V _{OH}	Output Voltage	$I_{OH} = -400 \mu A, V_{IN} = 1$	V _{IL}	2.4			٧
V _{OL}	Output Voltage	I _{OL} = 16 mA, V _{IN} = V _{IH}			0.25	0.4	V
los	Output Short Circuit Current	V _{IN} = 0.5V, V _{OS} = 0V, V _{CC} = V _{MAX} , (Note 4)		-18		-55	mA
lcc	Power Supply Current	V _{IN} = 4V, (Per Package)		25	40	mA	

$\textbf{Switching Characteristics} \ T_{\text{A}} = 25^{\circ}\text{C}, \text{nominal power supplies unless otherwise noted}$

Symbol	Parameter	Conditions			Тур	Max	Units
t _{pd}	Propagation Delays	(Notes 5 and 6)	Input to Logic "1" Output	10	23	35	ns
			Input to Logic "0" Output	10	15	30	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DS7640 and across the 0° C to $+70^{\circ}$ C range for the DS8640. All typical values are $T_A = 25^{\circ}$ C and $V_{CC} = 5V$.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: Fan-out of 10 load, $C_{LOAD} = 15$ pF total, measured from $V_{IN} = 1.5V$ to $V_{OUT} = 1.5V$, $V_{IN} = 0V$ to 3V pulse.

Note 6: Apply to $V_{CC} = 5V$, $T_A = 25$ °C.