

## DS90CR211/DS90CR212 21-Bit Channel Link

### General Description


The DS90CR211 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CR212 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 40 MHz, 21 bits of TTL data are transmitted at a rate of 280 Mbps per LVDS data channel. Using a 40 MHz clock, the data throughput is 105 Megabytes per second.

The 21 CMOS/TTL inputs can support a variety of signal combinations. For example, 5 4-bit nibbles plus 1 control, or 2 9-bit (byte + parity) and 3 control.

### Features

- Up to 105 Mbyte/s bandwidth
- 345 mV swing LVDS devices for low EMI
- Low power CMOS design
- Power-down mode
- PLL requires no external components
- Low profile 48-lead TSSOP package
- Rising edge data strobe
- Narrow bus reduces cable size

### Block Diagrams




Order Number DS90CR211MTD  
See NS Package Number MTD48

Order Number DS90CR212MTD  
See NS Package Number MTD48

TL/F/12637-1


## Connection Diagrams

DS90CR211



TL/F/12637-2

DS90CR212



TL/F/12637-3

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	$-0.3V$ to $+6V$
CMOS/TTL Input Voltage	$-0.3V$ to ( $V_{CC}$ + $0.3V$ )
CMOS/TTL Output Voltage	$-0.3V$ to ( $V_{CC}$ + $0.3V$ )
LVDS Receiver Input Voltage	$-0.3V$ to ( $V_{CC}$ + $0.3V$ )
LVDS Driver Output Voltage	$-0.3V$ to ( $V_{CC}$ + $0.3V$ )
LVDS Output Short Circuit Duration	continuous
Junction Temperature	$+150^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (Soldering, 4 sec.)	$+260^{\circ}C$

Maximum Power Dissipation @  $+25^{\circ}C$ 

MTD48 (TSSOP) Package:

DS90CR211	1.98W
DS90CR212	1.89W

Package Derating: DS90CR211	16 mW/ $^{\circ}C$ above $+25^{\circ}C$
DS90CR212	15 mW/ $^{\circ}C$ above $+25^{\circ}C$

This device does not meet 2000V ESD rating (Note 4).

**Recommended Operating Conditions**

	Min	Norm	Max	Units
Supply Voltage ( $V_{CC}$ )	4.5	5.0	5.5	V
Operating Free Air Temperature ( $T_A$ )	-10	+25	+70	$^{\circ}C$
Receiver Input Range	0	2.4		V

**Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>CMOS/TTL DC SPECIFICATIONS</b>						
$V_{IH}$	High Level Input Voltage		2.0		$V_{CC}$	V
$V_{IL}$	Low Level Input Voltage		GND		0.8	V
$V_{OH}$	High Level Output Voltage	$I_{OH} = -0.4\text{ mA}$	3.8	4.9		V
$V_{OL}$	Low Level Output Voltage	$I_{OL} = 2\text{ mA}$		0.1	0.3	V
$V_{CL}$	Input Clamp Voltage	$I_{CL} = -18\text{ mA}$		-0.79	-1.5	V
$I_{IN}$	Input Current	$V_{IN} = V_{CC}, \text{GND, } 2.5\text{V or } 0.4\text{V}$		$\pm 5.1$	$\pm 10$	$\mu\text{A}$
$I_{os}$	Output Short Circuit Current	$V_{OUT} = 0\text{V}$			-120	mA

**LVDS DRIVER DC SPECIFICATIONS**

$V_{OD}$	Differential Output Voltage	$R_L = 100\Omega$	250	290	450	mV
$\Delta V_{OD}$	Change in $V_{OD}$ between Complementary Output States				35	mV
$V_{CM}$	Common Mode Voltage		1.1	1.25	1.375	V
$\Delta V_{CM}$	Change in $V_{CM}$ between Complementary Output States				35	V
$V_{OH}$	High Level Output Voltage			1.3	1.6	V
$V_{OL}$	Low Level Output Voltage		0.9	1.07		V
$I_{os}$	Output Short Circuit Current	$V_{OUT} = 0\text{V, } R_L = 100\Omega$		-2.9	-5	mA
$I_{oz}$	Output TRI-STATE® Current	Power Down = 0V, $V_{OUT} = 0\text{V or } V_{CC}$		$\pm 1$	$\pm 10$	$\mu\text{A}$

**LVDS RECEIVER DC SPECIFICATIONS**

$V_{TH}$	Differential Input High Threshold	$V_{CM} = +1.2\text{V}$			+ 100	mV
$V_{TL}$	Differential Input Low Threshold		-100			mV
$I_{IN}$	Input Current	$V_{IN} = +2.4\text{V}$	$V_{CC} = 5.5\text{V}$		$\pm 10$	$\mu\text{A}$
		$V_{IN} = 0\text{V}$			$\pm 10$	$\mu\text{A}$

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for  $V_{CC} = 5.0\text{V}$  and  $T_A = +25^{\circ}C$ .

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except  $V_{OD}$  and  $\Delta V_{OD}$ ).

Note 4: ESD Rating: HBM (1.5 k $\Omega$ , 100 pF)

PLL  $V_{CC} \geq 1000\text{V}$

All other pins  $\geq 2000\text{V}$

EIAJ (0 $\Omega$ , 200 pF)  $\geq 150\text{V}$

**Electrical Characteristics** (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
<b>TRANSMITTER SUPPLY CURRENT</b>							
I <sub>CCTW</sub>	Transmitter Supply Current, Worst Case	$R_L = 100\Omega$ , $C_L = 5 \text{ pF}$ , Worst Case Pattern ( <i>Figures 1, 2</i> )	$f = 32.5 \text{ MHz}$		34	46	mA
			$f = 37.5 \text{ MHz}$		36	48	mA
I <sub>CCTZ</sub>	Transmitter Supply Current, Power Down	Power Down = Low			1	10	$\mu\text{A}$
<b>RECEIVER SUPPLY CURRENT</b>							
I <sub>CCRW</sub>	Receiver Supply Current, Worst Case	$C_L = 8 \text{ pF}$ , Worst Case Pattern ( <i>Figures 1, 3</i> )	$f = 32.5 \text{ MHz}$		55	75	mA
			$f = 37.5 \text{ MHz}$		60	80	mA
I <sub>CCRZ</sub>	Receiver Supply Current, Power Down	Power Down = Low			1	10	$\mu\text{A}$

**Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Units
LLHT	LVDS Low-to-High Transition Time ( <i>Figure 2</i> )		0.75	1.5	ns
LHLT	LVDS High-to-Low Transition Time ( <i>Figure 2</i> )		0.75	1.5	ns
CLHT	CMOS/TTL Low-to-High Transition Time ( <i>Figure 3</i> )		3.5	6.5	ns
CHLT	CMOS/TTL High-to-Low Transition Time ( <i>Figure 3</i> )		2.7	6.5	ns
TCIT	TxCLK IN Transition Time ( <i>Figure 4</i> )			8	ns
TCCS	TxOUT Channel-to-Channel Skew (Note A) ( <i>Figure 5</i> )			350	ps
TSSPW	Tx Sub-Symbol Pulse Width ( <i>Figure 5</i> )	5.5	7	8	ns
RCCS	RxIN Channel-to-Channel Skew (Note B)			700	ps
TCIP	TxCLK IN Period ( <i>Figure 6</i> )	25	T	50	ns
TCIH	TxCLK IN High Time ( <i>Figure 6</i> )	0.35T	0.5T	0.65T	ns
TCIL	TxCLK IN Low Time ( <i>Figure 6</i> )	0.35T	0.5T	0.65T	ns
TSTC	TxIN Setup to TxCLK IN ( <i>Figure 6</i> )	8			ns
THTC	TxIN Hold to TxCLK IN ( <i>Figure 6</i> )	2.5	2		ns
RCOP	RxCLK OUT Period ( <i>Figure 7</i> )	25	T	50	ns

Note A: This limit based on bench characterization.


Note B: This limit assumes a maximum cable skew of 350 ps.

## Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified (Continued)


Symbol	Parameter	Min	Typ	Max	Units
RCOH	RxCLK OUT High Time ( <i>Figure 7</i> )	f = 20 MHz	19		ns
		f = 40 MHz	6		ns
RCOL	RxCLK OUT Low Time ( <i>Figure 7</i> )	f = 20 MHz	21.5		ns
		f = 40 MHz	10.5		ns
RSRC	RxCLK Setup to RxCLK OUT ( <i>Figure 7</i> )	f = 20 MHz	14		ns
		f = 40 MHz	4.5		ns
RHRC	RxCLK Hold to RxCLK OUT ( <i>Figure 7</i> )	f = 20 MHz	16		ns
		f = 40 MHz	6		ns
TCCD	TxCLK IN to TxCLK OUT Delay @ 25°C, V <sub>CC</sub> = 5.0V ( <i>Figure 8</i> )	5		9.7	ns
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C, V <sub>CC</sub> = 5.0V ( <i>Figure 9</i> )	7.6		11.9	ns
TPLLS	Transmitter Phase Lock Loop Set ( <i>Figure 10</i> )			10	ms
RPLLS	Receiver Phase Lock Loop Set ( <i>Figure 11</i> )			10	ms

## AC Timing Diagrams




TL/F/12637-4

FIGURE 1. "WORST CASE" Test Pattern




TL/F/12637-5

$$V_{diff} = (TxOUT+) - (TxOUT-)$$




TL/F/12637-6

FIGURE 2. DS90CR211 (Transmitter) LVDS Output Load and Transition Timing




TL/F/12637-7




TL/F/12637-8

FIGURE 3. DS90CR212 (Receiver) CMOS/TTL Output Load and Transition Timing



TL/F/12637-9


FIGURE 4. DS90CR211 (Transmitter) Input Clock Transition Time




- Note 1: Measurements at  $V_{diff} = 0V$
- Note 2: TCCS measured between earliest and latest initial LVDS edges.
- Note 3: TxCLK OUT Differential Low → High Edge

TL/F/12637-10


FIGURE 5. DS90CR211 (Transmitter) Channel-to-Channel Skew and Pulse Width

**AC Timing Diagrams (Continued)****FIGURE 6. DS90CR211 Setup/Hold and High/Low Times**


TL/F/12637-11

**FIGURE 7. DS90CR212 Setup/Hold and High/Low Times**

TL/F/12637-12


**FIGURE 8. DS90CR211 (Transmitter) Clock In to Clock Out Delay**

TL/F/12637-13

**FIGURE 9. DS90CR212 (Receiver) Clock In to Clock Out Delay**


TL/F/12637-14

## AC Timing Diagrams (Continued)




TL/F/12637-15

FIGURE 10. DS90CR211 (Transmitter) Phase Lock Loop Set Time




TL/F/12637-16

FIGURE 11. DS90CR212 (Receiver) Phase Lock Loop Set Time



TL/F/12637-17

FIGURE 12. Seven Bits of LVDS In One Clock Cycle



TL/F/12637-18

FIGURE 13. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CR211)

**DS90CR211 Pin Description—Channel Link Transmitter**

Pin Name	I/O	No.	Description
TxIN	I	21	TTL Level inputs
TxOUT +	O	3	Positive LVDS differential data output
TxOUT -	O	3	Negative LVDS differential data output
TxCLK IN	I	1	TTL level clock input. The rising edge acts as data strobe
TxCLK OUT +	O	1	Positive LVDS differential clock output
TxCLK OUT -	O	1	Negative LVDS differential clock output
PWR DOWN	I	1	TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power down
V <sub>CC</sub>	I	4	Power supply pins for TTL inputs
GND	I	5	Ground pins for TTL inputs
PLL V <sub>CC</sub>	I	1	Power supply pin for PLL
PLL GND	I	2	Ground pins for PLL
LVDS V <sub>CC</sub>	I	1	Power supply pin for LVDS outputs
LVDS GND	I	3	Ground pins for LVDS outputs

**DS90CR212 Pin Description—Channel Link Receiver**

Pin Name	I/O	No.	Description
RxIN +	I	3	Positive LVDS differential data inputs
RxIN -	I	3	Negative LVDS differential data inputs
RxOUT	O	21	TTL level outputs
RxCLK IN +	I	1	Positive LVDS differential clock input
RxCLK IN -	I	1	Negative LVDS differential clock input
RxCLK OUT	O	1	TTL level clock output. The rising edge acts as data strobe
PWR DOWN	I	1	TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power down
V <sub>CC</sub>	I	4	Power supply pins for TTL outputs
GND	I	5	Ground pins for TTL outputs
PLL V <sub>CC</sub>	I	1	Power supply for PLL
PLL GND	I	2	Ground pin for PLL
LVDS V <sub>CC</sub>	I	1	Power supply pin for LVDS inputs
LVDS GND	I	3	Ground pins for LVDS inputs