

18-Bit Color Flat Panel Display (FPD) Link

Check for Samples: [DS90CR561](#), [DS90CR562](#)

FEATURES

- Up to 105 Megabyte/sec bandwidth
- Narrow bus reduces cable size and cost
- 290 mV swing LVDS devices for low EMI
- Low power CMOS design
- Power-down mode
- PLL requires no external components
- Low profile 48-lead TSSOP package
- Rising edge data strobe
- Compatible with TIA/EIA-644 LVDS standard

DESCRIPTION

The DS90CR561 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CR562 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 40 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 280 Mbps per LVDS data channel. Using a 40 MHz clock, the data throughput is 105 Megabytes per second. These devices are offered with rising edge data strobes for convenient interface with a variety of graphics and LCD panel controllers.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Block Diagram




Figure 1. DS90CR561
See Package Number DGG

DATA (LVDS)
(140 To 280 Mbit/s
On Each LVDS
Channel)

CLOCK (LVDS)
(20 To 40 MHz)




Figure 2. DS90CR562
See Package Number DGG



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.




Figure 3. APPLICATION

Connection Diagrams




Figure 4. DS90CR561 - 48 Pin TSSOP
See Package Number DGG




Figure 5. DS90CR562 - 48 Pin TSSOP
See Package Number DGG



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾⁽²⁾⁽³⁾

	Value	Unit
Supply Voltage (V_{CC})	-0.3 to +6	V
CMOS/TTL Input Voltage	-0.3 to ($V_{CC} + 0.3$)	V
CMOS/TTL Output Voltage	-0.3 to ($V_{CC} + 0.3$)	V
LVDS Receiver Input Voltage	-0.3 to ($V_{CC} + 0.3$)	V
LVDS Receiver Input Voltage	-0.3 to ($V_{CC} + 0.3$)	V
LVDS Output Short Circuit Duration	continuous	
Junction Temperature	+150	°C
Storage Temperature Range	-65 to +150	°C
Lead Temperature (Soldering, 4 sec.)	+260	°C
Maximum Power Dissipation @ +25°C		
DGG0048A (TSSOP) Package:		
DS90CR561	1.98	W
DS90CR562	1.89	W
Package Derating:		
DS90CR561	16 mW/°C above +25°C	
DS90CR562	15 mW/°C above +25°C	
This device does not meet 2000V ESD rating ⁽⁴⁾		

- (1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the device should be operated at these limits. "Electrical Characteristics" specify conditions for device operation.
- (2) Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (4) ESD Rating: HBM (1.5 k Ω , 100 pF) PLL $V_{CC} \geq 1000V$ All other pins $\geq 2000V$ EIAJ (0 Ω , 200 pF) $\geq 150V$

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V_{CC})	4.5	5.0	5.5	V
Operating Free Air Temperature (T_A)	-10	+25	+70	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage (V_{CC})			100	mV _{P-P}

Electrical Characteristics ⁽¹⁾

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Units
CMOS/TTL DC SPECIFICATIONS						
V_{IH}	High Level Input Voltage		2.0		V_{CC}	V
V_{IL}	Low Level Input Voltage		GND		0.8	V
V_{OH}	High Level Output Voltage	$I_{OH} = -0.4$ mA	3.8	4.9		V
V_{OL}	Low Level Output Voltage	$I_{OL} = 2$ mA		0.1	0.3	V
V_{CL}	Input Clamp Voltage	$I_{CL} = -18$ mA		-0.7 9	-1.5	V
I_{IN}	Input Current	$V_{IN} = V_{CC}, GND, 2.5V$ or 0.4V		± 5.1	± 10	μA
I_{OS}	Output Short Circuit Current	$V_{OUT} = 0V$			-120	mA

- (1) Typical values are given for $V_{CC} = 5.0V$ and $T_A = +25^\circ C$.

Electrical Characteristics⁽¹⁾ (continued)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Units	
LVDS DRIVER DC SPECIFICATIONS							
V_{OD}	Differential Output Voltage	$R_L = 100\Omega$	250	290	450	mV	
ΔV_{OD}	Change in V_{OD} between Complimentary Output States				35	mV	
V_{CM}	Common Mode Voltage		1.1	1.25	1.375	V	
ΔV_{CM}	Change in V_{CM} between Complimentary Output States				35	mV	
V_{OH}	High Level Output Voltage			1.3	1.6	V	
V_{OL}	Low Level Output Voltage		0.9	1.01		V	
I_{OS}	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 100\Omega$		-2.9	-5	mA	
I_{OZ}	Output TRI-STATE Current	Power Down = 0V, $V_{OUT} = 0V$ or V_{CC}		± 1	± 10	μA	
LVDS RECEIVER DC SPECIFICATIONS							
V_{TH}	Differential Input High Threshold	$V_{CM} = +1.2V$			+100	mV	
V_{TL}	Differential Input Low Threshold		-100			mV	
I_{IN}	Input Current	$V_{IN} = +2.4V$	$V_{CC} = 5.5V$		± 10	μA	
		$V_{IN} = 0V$			± 10	μA	
TRANSMITTER SUPPLY CURRENT							
I_{CCTW}	Transmitter Supply Current, Worst Case	$R_L = 100\Omega, C_L = 5\text{ pF}$, Worst Case Pattern (Figure 6 Figure 8)	$f = 32.5\text{ MHz}$		34	51	mA
			$f = 37.5\text{ MHz}$		36	53	mA
I_{CCTG}	Transmitter Supply Current, 16 Grayscale	$R_L = 100\Omega, C_L = 5\text{ pF}$, Grayscale Pattern (Figure 7 Figure 8)	$f = 32.5\text{ MHz}$		27	47	mA
			$f = 37.5\text{ MHz}$		28	48	mA
I_{CCTZ}	Transmitter Supply Current, Power Down	Power Down = Low			1	25	μA
RECEIVER SUPPLY CURRENT							
I_{CCRW}	Receiver Supply Current, Worst Case	$C_L = 8\text{ pF}$, Worst Case Pattern (Figure 6 Figure 9)	$f = 32.5\text{ MHz}$		55	75	mA
			$f = 37.5\text{ MHz}$		60	80	mA
I_{CCRG}	Receiver Supply Current, 16 Grayscale	$C_L = 8\text{ pF}$, 16 Grayscale Pattern (Figure 7 Figure 9)	$f = 32.5\text{ MHz}$		35	55	mA
			$f = 37.5\text{ MHz}$		37	58	mA
I_{CCRZ}	Receiver Supply Current, Power Down	Power Down = Low			1	10	μA

Transmitter Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Units		
LLHT	LVDS Low-to-High Transition Time (Figure 8)		0.75	1.5	ns		
LHLT	LVDS High-to-Low Transition Time (Figure 8)		0.75	1.5	ns		
TCIT	TxCLK IN Transition Time (Figure 10)			8	ns		
TCCS	TxOUT Channel-to-Channel Skew ⁽¹⁾ (Figure 11)			350	ps		
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 22)	$f = 20\text{ MHz}$		-200	150	350	ps
TPPos1	Transmitter Output Pulse Position for Bit 1	6.3	7.2	7.5	ns		
TPPos2	Transmitter Output Pulse Position for Bit 2	12.8	13.6	14.6	ns		
TPPos3	Transmitter Output Pulse Position for Bit 3	20	20.8	21.5	ns		
TPPos4	Transmitter Output Pulse Position for Bit 4	27.2	28	28.5	ns		
TPPos5	Transmitter Output Pulse Position for Bit 5	34.5	35.2	35.6	ns		
TPPos6	Transmitter Output Pulse Position for Bit 6	42.2	42.6	42.9	ns		

(1) This limit based on bench characterization.

Transmitter Switching Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Units	
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 22)	f = 40 MHz	-100	100	300	ps
TPPos1	Transmitter Output Pulse Position for Bit 1		2.9	3.3	3.9	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		6.1	6.6	7.1	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		9.7	10.2	10.7	ns
TPPos4	Transmitter Output Pulse Position for Bit 4		13	13.5	14.1	ns
TPPos5	Transmitter Output Pulse Position for Bit 5		17	17.4	17.8	ns
TPPos6	Transmitter Output Pulse Position for Bit 6		20.3	20.8	21.4	ns
TCIP	TxCLK IN Period (Figure 12)	25	T	50	ns	
TCIH	TxCLK IN High Time (Figure 12)	0.35T	0.5T	0.65T	ns	
TCIL	TxCLK IN Low Time (Figure 12)	0.35T	0.5T	0.65T	ns	
TSTC	TxIN Setup to TxCLK IN (Figure 12)	f = 20 MHz	14			ns
		f = 40 MHz	8			ns
THTC	TxIN Hold to TxCLK IN (Figure 12)	2.5	2		ns	
TCCD	TxCLK IN to TxCLK OUT Delay @ 25°C, V _{CC} = 5.0V (Figure 14)	5		9.7	ns	
TPLLS	Transmitter Phase Lock Loop Set (Figure 16)			10	ms	
TPDD	Transmitter Powerdown Delay (Figure 20)			100	ns	

Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Units
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 9)		3.5	6.5	ns
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 9)		2.7	6.5	ns
RCOP	RxCLK OUT Period (Figure 13)	25	T	50	ns
RSKM	Receiver Skew Margin ⁽¹⁾ V _{CC} = 5V, T _A = 25°C (Figure 23)	f = 20 MHz	1.1		ns
		f = 40 MHz	700		ps
RCOH	RxCLK OUT High Time (Figure 13)	f = 20 MHz	19		ns
		f = 40 MHz	6		ns
RCOL	RxCLK OUT Low Time (Figure 13)	f = 20 MHz	21.5		ns
		f = 40 MHz	10.5		ns
RSRC	RxCLK Setup to RxCLK OUT (Figure 13)	f = 20 MHz	14		ns
		f = 40 MHz	4.5		ns
RHRC	RxCLK Hold to RxCLK OUT (Figure 13)	f = 20 MHz	16		ns
		f = 40 MHz	6		ns
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C, V _{CC} = 5.0V (Figure 15)	7.6		11.9	ns
RPLLS	Receiver Phase Lock Loop Set (Figure 17)			10	ms
RPDD	Receiver Powerdown Delay (Figure 21)			1	µs

- (1) Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account for transmitter output skew (TCCS) and the setup and hold time (internal data sampling window), allowing LVDS cable skew dependant on the type/length and source clock (TxCLK IN) jitter. RSKM ≥ cable skew (type, length) + source clock jitter (cycle to cycle).

AC Timing Diagrams




Figure 6. "Worst Case" Test Pattern

Device Pin Name	Signal	Signal Pattern	Signal Frequency
TxCLK IN/RxCLK OUT	Dot Clk		f
TxIN0/RxOUT0	R0		f/16
TxIN1/RxOUT1	R1		f/8
TxIN2/RxOUT2	R2		f/4
TxIN3/RxOUT3	R3		f/2
TxIN4/RxOUT4	R4		Steady State, Low
TxIN5/RxOUT5	R5		Steady State, Low
TxIN6/RxOUT6	G0		f/16
TxIN7/RxOUT7	G1		f/8
TxIN8/RxOUT8	G2		f/4
TxIN9/RxOUT9	G3		f/2
TxIN10/RxOUT10	G4		Steady State, Low
TxIN11/RxOUT11	G5		Steady State, Low
TxIN12/RxOUT12	B0		f/16
TxIN13/RxOUT13	B1		f/8
TxIN14/RxOUT14	B2		f/4
TxIN15/RxOUT15	B3		f/2
TxIN16/RxOUT16	B4		Steady State, Low
TxIN17/RxOUT17	B5		Steady State, Low
TxIN18/RxOUT18	Sync1		Steady State, High
TxIN19/RxOUT19	Sync2		Steady State, High
TxIN20/RxOUT20	Sync3		Steady State, High

The worst case test pattern produces a maximum toggling of device digital circuitry, LVDS I/O and TTL I/O.

The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

[Figure 6](#) and [Figure 7](#) show a rising edge data strobe (TxCLK IN/RxCLK OUT).

Recommended pin to signal mapping. Customer may choose to define differently.

Figure 7. "16 Grayscale" Test Pattern




Figure 8. DS90CR561 (Transmitter) LVDS Output Load and Transition Timing




Figure 9. DS90CR562 (Receiver) CMOS/TTL Output Load and Transition Timing





Figure 10. DS90CR561 (Transmitter) Input Clock Transition Time



Measurements at $V_{diff} = 0V$
 TCCS measured between earliest and latest initial LVDS edges.
 TxCLK OUT Differential High→Low Edge for DS90CF561
 TxCLK OUT Differential Low→High Edge for DS90CR561

Figure 11. DS90CR561 (Transmitter) Channel-to-Channel Skew and Pulse Width




Figure 12. DS90CR561 Setup/Hold and High/Low Times




Figure 13. DS90CR562 Setup/Hold and High/Low Times




Figure 14. DS90CR561 (Transmitter) Clock In to Clock Out Delay




Figure 15. DS90CR562 (Receiver) Clock In to Clock Out Delay




Figure 16. DS90CR561 (Transmitter) Phase Lock Loop Set Time




Figure 17. DS90CR562 (Receiver) Phase Lock Loop Set Time




Figure 18. Seven Bits of LVDS in One Clock Cycle




Figure 19. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CR561)




Figure 20. Transmitter Powerdown Delay




Figure 21. Receiver Powerdown Delay





Figure 22. Transmitter LVDS Output Pulse Position Measurement



SW—Setup and Hold Time (Internal data sampling window)
 TCCS—Transmitter Output Skew
 $RSKM \geq \text{Cable Skew (type, length)} + \text{Source Clock Jitter (cycle to cycle)}$
 Cable Skew—Typically 10 ps–40 ps per foot

Figure 23. Receiver LVDS Input Skew Margin

DS90CR561 PIN DESCRIPTIONS—FPD LINK TRANSMITTER

Pin Name	I/O	No.	Description
TxIN	I	21	TTL Level input. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.)
TxOUT+	O	3	Positive LVDS differential data output
TxOUT-	O	3	Negative LVDS differential data output
FPSHIFT IN	I	1	TTL level clock input. The rising edge acts as data strobe.
TxCLK OUT+	O	1	Positive LVDS differential clock output
TxCLK OUT-	O	1	Negative LVDS differential clock output
$\overline{\text{PWR DOWN}}$	I	1	TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power down.
V _{CC}	I	4	Power supply pins for TTL inputs
GND	I	5	Ground pins for TTL inputs
PLL V _{CC}	I	1	Power supply pin for PLL
PLL GND	I	2	Ground pins for PLL
LVDS V _{CC}	I	1	Power supply pin for LVDS outputs
LVDS GND	I	3	Ground pins for LVDS outputs

DS90CR562 PIN DESCRIPTIONS—FPD LINK RECEIVER

Pin Name	I/O	No.	Description
RxIN+	I	3	Positive LVDS differential data inputs
RxIN-	I	3	Negative LVDS differential data inputs
RxOUT	O	21	TTL level outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.)
RxCLK IN+	I	1	Positive LVDS differential clock input
RxCLK IN-	I	1	Negative LVDS differential clock input
FPSHIFT OUT	O	1	TTL level clock output. The rising edge acts as data strobe.
$\overline{\text{PWR DOWN}}$	I	1	TTL level input. Assertion (low input) maintains the receiver outputs in the previous state.
V _{CC}	I	4	Power supply pins for TTL outputs
GND	I	5	Ground pins for TTL outputs
PLL V _{CC}	I	1	Power supply for PLL
PLL GND	I	2	Ground pin for PLL
LVDS V _{CC}	I	1	Power supply pin for LVDS inputs
LVDS GND	I	3	Ground pins for LVDS inputs

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com