34

O05828

Ony

5828

nM


256 BIT SERIAL ELECTRICALLY ERASABLE AND PROGRAMMABLE ROM

FEATURES

- Low cost
- 16 x 16 serial EEPROM
- Single +5V only operation
- Binary addressing
- Word and chip erasable
- Unlimited read accesses
- Fully TTL compatible inputs and outputs
- ESD Protection: Inputs are designed to meet 1.0KV per test method 3015.1, MIL-SID 883
- Highly reliable N-Channel SNOS technology
- Designed for 10 year data retention after 10,000 erase/write cycles per word
- 0°C to +70°C operating ambient temperature range
- Power on/off data protection circuitry



The ER59256 is a low cost, serial EEPROM manufactured in General Instrument's highly reliable SNOS technology. The key features of this device are its +5V only operation and microcomputer compatible architecture. Six 9-bit instructions can be executed. See Table 1. The instruction format has a logical "!" as a start bit, four bits as an op code, and four bits of address. See Table 1.



PIN FUNCTIONS

CS Chip Select
CLK Clock Input

CLK Clock Input
DI Serial Data Input


DO Serial Data Output

V_{CC} +5V Power Supply

GND Ground

TEST PINS

V_{PP} High Voltage Test (Float) TEST EEPROM Margin Test (Ground/Float)



DS20014H-1

1985 General Instrument Corporation

LECTRICAL CHARACTERISTICS

Maximum Ratings*

Standard Conditions (unless otherwise noted)

V_{CC} = +5 ± 10% volts GND = 0 volts Operating Temperature Range (T_A): 0°C to +70°C (Commercial) *Exceeding these ratings could cause permanent damage. Functional operation of this device at these conditions, or any other conditions outside those indicated in the operational sections of this specification, is not implied.

Data labelled "typical" is presented for design guidance only and is not guaranteed.

General Instrument makes no warranty, expressed or implied, as to the merchantability of fitness for a particular purpose of this device or its software supplied to the customer.

DC CHARACTERISTICS

DE CHARACTERISTICS		T	Tue	Max	Units	Conditions
Characteristic High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Input Leakage Current Output Leakage Current	VIH VIL VOH VOL ILI	2.0 -0.3 2.4 -		V _{CC} +1.0 +0.8 V _{CC} 0.4 +10 +10	۷ ۷ ۷ ۸بر ۸بر	I _{OH} = -400µA I _{OL} = 3.2mA V _{IN} = GND to V _{CC} V _{OUT} = GND to V _{CC}
Operating Current Standby Current E/W Operating Current Power Consumption (Operating) Power Consumption (Standby) Power Consumption (E/W)	I _{CC} 1 1 _{CC} 2 1 _{CC} 3 P _{CC} 1 P _{CC} 2 P _{CC} 3	- - - -		10 3 12 55 17 66	Am Am Verm Verm Verm	V _{CC} = 5.5V, CS = 1 V _{CC} = 5.5V, CS = 0 V _{CC} = 5.5V V _{CC} = 5.5V, CS = 1 V _{CC} = 5.5V, CS = 0 V _{CC} = 5.5V, CS = 1

AC CHARACTERISTICS


AC CHARACTERISTICS			7	Max	Units	Conditions
Characteristic Clock Frequency Clock Duty Cycle Chip Select Setup Time Chip Select Hold Time Data Input Setup Time Data Input Hold Time DO Output Delay (H to L) DO Output Delay (L to H) Erase/Write Pulse Width Input Capacitance Output Capacitance	FCLK DCLK tCSS tCSH tDIS tDIH tPD0 tPD1 tE/W CI C0	Min 0 25 0.2 0 0.4 0.4 10 -	Typ	250 75 - - - 2 2 30 6 10	KHZ % µs µs µs µs ms pf	C _L = 100pf C _L = 100pf V _{IN} = OV V _{OUT} = OV

DS20014H-2

GENERAL
INSTRUMENT ER59256


Table 1 - Instruction Set

Instruction	SB	Op Code	Address	D .	
		Address	Data	Comments	
READ	1	1000	A3A2A1AD		
WRITE	1	0100			Read register A3A2A1AO
ERASE	1		A3A2A1AO	D15-D0	Write register A3A2A1A0
EWEN		1 100	A3A2A1A0		Erase Register A3A2A1AO
	1	0011	0000		Francisco Addistra Adaza IAU
EWDS	1]	0000	0000		Erase/write enable
ERAL	1	0010			Erase/write disable
1 1	00 10	0000		Erase all registers	
1					109200013






ER59256




The READ instruction is the only instruction which outputs serial data on the DO pin. Only during the READ mode is the output pin (DO) valid. During all other modes the DO pin is in tri-state, eliminating bus contention. A dummy bit (logical "O") precedes the 16-bit output string. The output data changes during the high state of the system clock.




The WRITE instruction is followed by 16 bits of data which are written into the specified address. This register must have been previously erased. Like any programming mode, erase/write time is determined by the low state of CS following the instruction. The on-chip high voltage section only generates high voltage during these programming modes which prevents spurious programming during other modes. When CS rises to V_{IH} , the programming cycle ends. All programming modes should be ended with CS high for one CLK period, or followed by another instruction.

DS20014H-4




Like most E^2 PROMs, the register must first be erased (all bits set to 1s) before the register can be written (certain bits set to 0s). After an ERASE instruction is input, CS is dropped low. This falling edge of CS determines the start of programming. The register at the address specified in the instruction is then set entirely to 1s. When the erase/write programming time ($t_{\rm E/W}$) constraint has been satisfied, CS is brought up for at least one CLK period. A new instruction may then be input, or a low-power standby state may be achieved by dropping CS low.



Programming must be preceded once by an Erase/Write Enable (EWEN) instruction. Programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed. The programming disable instruction is provided to protect against accidental data disturb. Execution of a READ instruction is independent of both EWEN and EWDS instructions. The device powers up in the Erase/Write Disable (EWDS) mode.

Figure 6. Chip Erase Mode



etire chip erasing is provided for ease of programming. Erasing the chip means that all registers in the emory array have each bit set to a 1. Each register is then ready for a WRITE instruction.

 $\overline{\text{D1/D0}}$: It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if A_0 is a logic high level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A_0 . The higher the current sourcing capability of A_0 , the higher the voltage at the Data Out pin.

Power On/Off Data Protection Circuitry: During power-up all modes of operation are inhibited until V_{CC} has reached a level of between 2.8 and 3.5 volts. During power-down the source data protection circuitry acts to inhibit all modes when V_{CC} has fallen below the voltage range of 2.8 to 3.5 volts.

