
# ETC5040 ETC5040A

# PCM MONOLITHIC FILTER

- EXCEEDS ALL D3/D4 AND CCITT SPECIFICA-TIONS
- +5V, -5V POWER SUPPLIES
- LOW POWER CONSUMPTION:
   45mW (600Ω 0dBm load)
   30mW (power amps disabled)
- POWER DOWN MODE: 0.5mW
- 20 dB GAIN ADJUST RANGE
- NO EXTERNAL ANTI-ALIASING COMPONENTS
- SIN x/x CORRECTION IN RECEIVE FILTER
- 50/60Hz REJECTION IN TRANSMIT FILTER
- TTL AND CMOS COMPATIBLE LOGIC
- ALL INPUTS PROTECTED AGAINST STATIC DISCHARGE DUE TO HANDLING



#### DESCRIPTION

The ETC5040/ETC5040A filter is a monolithic circuit containing both transmit and receive filters specifically designed for PCM CODEC filtering applications in 8kHz sampled systems.

The filter is manufactured using double-poly silicon gate CMOS technology. Switched capacitor integrators are used to simulate classical LC ladder filters which exhibit low component sensitivity.

#### TRANSMIT FILTER STAGE

The transmit filter is fifth order elliptic low pass filter in series with a fourth order Chebychev high pass filter. It provides a flat response in the passband and rejection of signals below 200Hz and above 3.4kHz.

#### RECEIVE FILTER STAGE

The receive filter is a fifth order elliptic low pass filter designed to reconstruct the voice signal from the decoded/demultiplexed signal which, as a result of the sampling process, is a stair-step signal having the inherent sin x/x frequency response. The receive filter approximates the function required to compensate for the degraded frequency response and restores the flat pass-band response.





Figure 1 : Block Diagram.



# PIN DESCRIPTION

Name	Pin Type	N°	Description
VF <sub>X</sub> I <sup>+</sup>	1	1	The Non-inverting Input to the Transmit Filter Stage
VF <sub>x</sub> I <sup>-</sup>	1	2	The Inverting Input to the Transmit Filter Stage
GS <sub>x</sub>	0	3	The output used for gain adjustments of the transmit filter
VFRO	0	4	The Low Power receive Filter Output. This pin can directly drive the receive port of an electronic hybrid.
PWRI	1	5	The Input to the Receive Filter Defferential Power Amplifier.
PWRO*	0	6	The Non-inverting Output of the receive Filter Power Amplifier. This output can directly interface conventional transformer hybrids.
PWRO <sup>-</sup>	0	7	The Inverting Output of the receive Filter Power Amplifier. This output can be used with PWRO * to differentially drive a transformer hybrid.
V <sub>BB</sub>	S	8	The Negative Power Supply Pin. Recommended input is - 5 V.
Vcc	S	9	The Positive Power Supply Pin. The recommended input is 5 V.
VFRI		10	The Input Pin for the Receive Filter Stage.
GNDD	GND	11	Digital Ground Input Pin. All digital signals are referenced to this pin.
CLK	1	12	Master Input Clock. Input frequency can be selected as 2.048 MHz, 1.544 MHz or 1.536 MHz.
PDN	1	13	The input pin used to power down the ETC5040/ETC5040A during idle periods. Logic 1 (V <sub>CC</sub> ) input voltage causes a power down condition. An Internal Pull-up is provided.
CLKO	1	14	This input pin selects internal counters in accordance with the CLK input clock frequency:  CLK Connect CLKO to:  2048 k H z Vcc  1544 k H z GNDD  1536 k H z V <sub>BB</sub> An Internal Pull-up is provided.
GNDA	GND	15	Analog Ground Input Pin. All analog signals are referenced to this pin. Not internally connected to GNDD.
VF <sub>x</sub> O	0	16	The Output of the Transmit Filter Stage.

# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	± 7	V
Vin	Input Voltage	± 7	V
TA	Operating Temperature Range	- 25 °C to + 125 °C	°C
T <sub>stg</sub>	Storage Temperature	- 65 °C to + 150 °C	°C
PD	Power Dissipation	1/Package	W
	Output Short-circuit Duration	Continuous	
	Lead Temperature	300	°C

# DC ELECTRICAL CHARACTERISTICS

 $T_A$  = 0 °C to + 70 °C,  $V_{CC}$  = 5.0 V  $\pm$  5 %,  $V_{BB}$  = -5.0 V  $\pm$  5 %, clock frequency is 2.048 MHz. Typical parameters are specified at  $T_A$  = +25 °C,  $V_{CC}$  = 5.0 V,  $V_{BB}$  = -5.0 V (unless otherwise specified). Digital interface voltages measured with respect to digital ground, GNDD. Analog voltages measured with respect to analog ground, GNDA.

#### POWER DISSIPATION

Symbol	Parameter	Min.	Тур.	Max.	Unit
Icco	V <sub>CC</sub> Standby Current (PDN = V <sub>CC</sub> , power down mode)	-	50	100	μА
I <sub>BBO</sub>	V <sub>BB</sub> Standby Current (PDN = V <sub>CC</sub> , power down mode)	- 100	- 50	-	μА
I <sub>CC1</sub>	V <sub>CC</sub> Operating Current (PWRI = V <sub>BB</sub> , power amp inactive)	_	3.0	4.0	mA
I <sub>BB1</sub>	V <sub>BB</sub> Operating Current (PWRI = V <sub>BB</sub> , power amp inactive)	- 4.0	- 3.0	_	mA
I <sub>CC2</sub>	V <sub>CC</sub> Operating Current (note 1)	_	4.6	6.4	mA
I <sub>BB2</sub>	V <sub>BB</sub> Operating Current (note 1)	- 6.4	- 4.6	-	mA

## DIGITAL INTERFACE

Symbol	Parameter	Min.	Typ.	Max.	Unit
I <sub>INC</sub>	Input Current, CLK (0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> )	- 10	-	10	μА
I <sub>INP</sub>	Input Current, PDN (0 V $\leq$ V <sub>IN</sub> $\leq$ V <sub>CC</sub> $-$ 2 V)	- 100		_	μА
I <sub>INO</sub>	Input Current, CLKO (VBB S VIN S VCC - 2 V)	- 10	-	- 0.1	μА
VIL	Input Low Voltage, CLK, PDN	0	-	0.8	V
V <sub>IH</sub>	Input High Voltage, CLK, PDN	2.2	_	Vcc	V
VILO	Input Low Voltage, CLKO	V <sub>BB</sub>	-	V <sub>BB</sub> + 0.5	V
VIIO	Input Intermediate Voltage, CLKO	- 0.8	_	0.8	V
V <sub>IHO</sub>	Input High Voltage, CLKO	V <sub>CC</sub> - 0.5	-	Vcc	٧

#### TRANSMIT INPUT AMP. OP.

Symbol	Parameter	Min.	Тур.	Max.	Unit
IB <sub>x</sub> I	Input Leakage Current, $VF_xI$ ( $V_{BB} \le VF_xI \le V_{CC}$ )	- 100	-	100	nA
Rl <sub>x</sub> I	Input Resistance $VF_xI$ ( $V_{BB} \le VF_xI \le V_{CC}$ )	10	-	-	MΩ
VOS <sub>x</sub> I	Input Offset Voltage, VF <sub>x</sub> I (- 2.5 ≤ V <sub>IN</sub> ≤ + 2.5 V)	- 20	-	20	mV
V <sub>CM</sub>	Common-mode Range, VF <sub>x</sub> I	- 2.5	-	2.5	V
CMRR	Common-mode Rejection Ratio (- 2.5 V ≤ V <sub>IN</sub> ≤ 2.5 V)	60	_	-	dB
PSRR	Power Supply Rejection of V <sub>CC</sub> or V <sub>BB</sub>	60	_	-	dB
RoL	Open Loop Output Resistance GS <sub>x</sub>	-	1	-	kΩ
RL	Minimum Load Resistance, GS <sub>x</sub>	10	-	_	kΩ
CL	Maximum Load Capacitance, GS <sub>x</sub>	-	_	100	pF
V <sub>Ox</sub>	Output Voltage Swing, $GS_x$ (R <sub>L</sub> $\geq$ 10 k $\Omega$ )	± 2.5	_	_	V
Avol	Open Loop Voltage Gain, GS <sub>x</sub> (R <sub>L</sub> ≥ 10 kΩ)	5000	_		V/V
Fc	Open Loop Unity Gain Bandwidth, GS <sub>x</sub>	_	2	_	MHz

## AC ELECTRICAL CHARACTERISTICS

T<sub>A</sub> = 25 °C. All parameters are specified for a signal level of 0dBm0 at 1kHz. The 0dBm0 level is assumed to be 1.54Vrms measured at the output of the transmit or receive filter. (unless otherwise specified).

## TRANSMIT FILTER (note 2)

Symbol	Parameter		Min.	Тур.	Max.	Unit
RLx	Minimum Load Resistance					kΩ
	- 2.5 V < V <sub>OUT</sub> < + 2.5 V		3	-	=	
	- 3.2 V < V <sub>OUT</sub> < + 3.2 V		10	_	_	
CLx	Load Capacitance VF <sub>x</sub> O		-		100	pF
	Output Resistance, VF <sub>x</sub> O		-	1	3.	Ω
PSRR1	V <sub>CC</sub> Power Supply Rejection VF <sub>x</sub> I (f = 1 kHz, VF <sub>x</sub> I+ = 0 Vrms	s)	30	-	_	dB
PSRR2	V <sub>BB</sub> Power Supply Rejection, VF <sub>x</sub> O. (same as above)		35	-	_	dB
GA <sub>x</sub>	Absolute Gain (f = 1 kHz) ETC50		2.9 2.875	3.0 3.0	3.1 3.125	dB
GR <sub>x</sub>	Gain Relative to GA <sub>x</sub> Below 50 Hz 50 Hz 60 Hz 200 Hz ETC50	040A	- - - - 1.5	- 41 - 35 -	- 35 - 35 - 30 0	dB
	300 Hz to 3 kHz ETC50 ETC50	040A -	+ 1.5 - 0.125 - 0.15	_ _ _	0.05 0.125 0.15	
	3.3 kHz ETC50 ETC50	040	- 0.35 - 0.35	_	0.03 0.125	
	3.4 kHz		- 0.70		- 0.1	
	4.0 kHz		-	- 15	- 14	
	4.6 kHz and above				- 32	-
DAx	Absolute Delay at 1 kHz				230	μS
	Differencial Envelope Delay from 1 kHz to 2.6 kHz		_	_	60	μs
DP <sub>x</sub> 1	Single Frequency Distortion Products		-	_	- 48	dB
DP <sub>x</sub> 2	Distortion at Maximum Signal Level 1.6 Vrms, 1 kHz Signal applied to VF $_x$ I+, Gain = 20 dB, R $_L$ = 10 k $\Omega$		_	,	- 45	dB
NC <sub>x</sub> 1	Total C Message Noise at VF <sub>x</sub> O		_	2	5	dBrncC
NC <sub>x</sub> 2	Total C Message Noise at VF $_x$ O Gain setting Op Amp at 20 dB, non Inverting, Note 3, 0 $^{\circ}$ C $\leq$ T $_A \leq$ + 70 $^{\circ}$ C			3	6	dBrncC
GA <sub>x</sub> T	Temperature Coefficient of 1 kHz Gain			0.0004		dB/°C
GA <sub>x</sub> S	Supply Voltage Coefficient of 1 kHz Gain	-		0.00		dB/V
CT <sub>RX</sub>	Crosstalk, Receive to Transmit 20 Log VF <sub>x</sub> O Receive Filter Output = 2.2 Vrms, VF <sub>x</sub> I+ = 0 Vrms, f = 0.2 kHz to 3.4 kHz, Measure VF <sub>x</sub> O		_	-	- 70	dB
GR <sub>x</sub> L	Gaintracking Relative to GA <sub>x</sub> Output Level = + 3 dBmO + 2 dBmO to - 40 dBmO - 40 dBmO to - 55 dBmO		- 0.1 - 0.05 - 0.1	3 -	0.1 0.05 0.1	dB

# AC ELECTRICAL CHARACTERISTICS (continued)

RECEIVE FILTER (unless otherwise noted, the receive filter is preceded by a sin x/x filter with an input signal level of 1.54 Vrms).

Symbol	Parameter		Min.	Тур.	Max.	Unit
IBR	Input Leakage Current, VF <sub>R</sub> I (- 3.2 V ≤ VIN ≤ 3.2	2 V)	- 100	_	100	nA
RIR	Input Resistance, VF <sub>R</sub> I		10	_	_	MΩ
ROR	Output Resistance, VF <sub>R</sub> O		-	1	3	Ω
CLR	Load Capacitance, VF <sub>R</sub> O		_	-	100	pF
RLR	Load Resistance, VF <sub>R</sub> O		10	_	_	kΩ
PSRR3	Power Supply Rejection of V <sub>CC</sub> or V <sub>BB</sub> VF <sub>R</sub> O (VF <sub>R</sub> I connected to GNDA, f = 1 kHz)		35	_	_	dB
VOSRO	Output DC Offset, VFRO (VFRI connected to GNI	DA)	- 200	_	+ 200	mV
GAR	Absolute Gain (f = 1 kHz)	ETC5040A ETC5040	- 0.1 - 0.125	0	0.1 0.125	dB
GR <sub>R</sub>	Gain Relative to Gain at 1 kHz below 300 Hz 300 Hz to 3.0 kHz 3.3 kHz 3.4 kHz 4.0 kHz 4.6 kHz and Above	ETC5040A ETC5040	- - 0.125 - 0.15 - 0.35 - 0.70	- - - - -	0.125 0.125 0.15 0.03 - 0.1 - 14 - 32	dB
DAR	Absolute Delay at 1 kHz		_	-	100	μs
DDR	Differential Envelope Delay 1 kHz to 2.6 kHz		_	_	100	μs
DP <sub>R</sub> 1	Single Frequency Distortion Products (f = 1 kHz)	_	_	_	- 48	dB
DP <sub>R</sub> 2	Distortion at Maximum Signal Level 2.2 Vrms Input to Sin x/x Filter, f = 1 kHz, R <sub>L</sub> = 1	0 kΩ		_	- 45	dB
NCR	Total C-message Noise at VF <sub>R</sub> O		_	3	5	dBrnc0
GART	Temperature Coefficient of 1 kHz Gain		_	0.0004	~	dB/°C
GARS	Supply Voltage Coefficient of 1 kHz Gain		-	0.01	_	dB/V
CT <sub>XR</sub>	Crosstalk, Transmit to Receive 20 log $\frac{VF_RO}{VF_XO}$ (transmit filter output = 2. 2 Vrms, VF <sub>R</sub> I = 0 Vrms, f = 0.3 kHz to 3.4 kHz, measure V	VF <sub>R</sub> O)	_	- 80	- 70	dB
GR <sub>R</sub> L	Gaintraking Relative to GA <sub>R</sub> Output Level = 3 dBm0 + 2 dBm0 to - 40 dBm0 - 40 dBm0 to - 55 dBm0		- 0.1 - 0.05 - 0.1	- - -	0.1 0.05 0.1	dB

## AC ELECTRICAL CHARACTERISTICS (continued)

#### RECEIVE OUTPUT POWER AMPLIFIER

Symbol	Parameter	Min.	Тур.	Max.	Unit
IBP	Input Leakage Current, PWRI (- 3.2 V ≤ V <sub>IN</sub> ≤ 3.2 V)	0.1	_	3	μА
RIP	Input Resistance, PWRI	10	_	_	MΩ
ROP1	Output Resistance, PWRO +, PWRO - (amplifiers active)	_	1	_	Ω
CLP	Load Capacitance, PWRO *, PWRO *	_	_	500	pF
GA <sub>P</sub> +	Gain, PWRI to PWRO + ( $R_L$ = 600 $\Omega$ connected between)	_	1	_	V/V
GA <sub>P</sub> ~	Gain, PWRI to PWRO – PWRO * and PWRO -, Input Level = 0 dBm0 (note 4)	_	- 1	_	V/V
GR₽L	Gaintraking Relative to OdBmO Output Level V = 2.05 Vrms, $R_L$ = 600 $\Omega$ (notes 4, 5) V = 1.75 Vrms, $R_L$ = 300 $\Omega$ (notes 4, 5)	- 0.1 - 0.1	-	0.1 0.1	dB
S/D <sub>P</sub>	Signal/Distortion $V = 2.05 \text{ Vrms}, \ R_L = 600 \ \Omega \ (\text{notes 4, 5}) \\ V = 1.75 \text{ Vrms}, \ R_L = 300 \ \Omega \ (\text{notes 4, 5})$	=	-	- 45 - 45	dB
VOSP	Output DC offset, PWRO *, PWRO - (PWRI connected to GNDA)	- 50	_	50	mV
PSRR5	Power Supply Rejection of V <sub>CC</sub> or V <sub>BB</sub> (PWRI connected to GNDA)	45	_	-	dB

Notes: 1. Maximum power consumption depend on the load impedance connected to the power amplifier. The specification listed assumes 0 dBm is delivred to 600Ω connected from PWRO + PWRO.


2. Transmit filter input op amp set to the non inverting unity gain mode, with  $VF_xI_+ = 1.1Vrms$ , unless otherwise noted.

3. The 0dBm level for the filter is assumed to be 1.54Vrms measured at the output of the XMT or RCV filter.

 The 0dBm0 level for the power amplifiers is load dependent. For R<sub>L</sub> = −600Ω to GNDA, the 0dBm0 level is 1.43Vrms measured at the amplifier output. For R<sub>L</sub> = 300Ω the 0dBm0 level is 1.22Vrms.

5. VF<sub>B</sub>O connected to PWRI, input signal applied to VF<sub>B</sub>I.

## TYPICAL PERFORMANCE CHARACTERISTICS







Figure 2: Interface Circuit for CODEC.



Notes: 1. Transmit voltage gain =  $\frac{R1 + R2}{R2}$  x  $\sqrt{2}$  (the filter itself introduces a 3dB gain) (R1 + R2 > 10kΩ).

2. Receive gain = 
$$\frac{R4}{R3 + R4}$$

$$(R3 + R4 \ge 10k\Omega)$$

In the configuration shown, the receive filter power amplifiers will drive a 600Ω T or R termination to a signal level of 8.5dBm. An alternative arrangement using a transformer winding ratio equivalent to 1.414:1 and 300Ω resistor R<sub>s</sub> will provide a maximum signal level of 10dBm across 600Ω termination impedance.

#### **FUNCTIONAL DESCRIPTION**

The ETC 5040/ETC 5040A monolithic filter contains four main sections; Transmit Filter, Receive Filter, Receive Filter, Receive Filter, Power Amplifier, and Frequency Divider/Select Logic (figure 1). A brief description of the circuit operation for each section is provided below.

## TRANSMIT FILTER

The input stage of the transmit filter is a CMOS operational amplifier which provides an input resistance greater than  $10M\Omega,$  a voltage gain of greater than 5.000, low power consumption (less than 3mW), high power supply rejection, and is capable of driving a  $10k\Omega$  load in parallel with up to 25pF. The inputs and output of the amplifier are accessible for added flexibility. Non-inverting mode, inverting mode, or differential amplifier mode operation can be implemented with external resistors. It can also be connected to provide a gain of up to 20dB without degrading the overall filter performance.

The input stage is followed by a prefilter which is a two pole RC active low pass filter designed to attenuate high frequency noise before the input signal enters the switched-capacitor high pass and low pass filters.

A high pass filter is provided to reject 200Hz or lower noise which may exist in the signal path. The low pass portion of the switched-capacitor filter provides stopband attenuation which exceeds the D3 and D4 specifications as well as the CCITT G712 recommendations.

The output of the transmit filter, the postfilter, is also a two-pole RC active low pass filter which attenuates clock frequency noise by at least 40dB. The output of the transmit filter is capable of driving a  $\pm$  3.2V peak to peak signal into a  $10k\Omega$  load in parallel with up to 25pF.

#### RECEIVE FILTER

The input stage of the receive filter is a prefilter which is similar to the transmit prefilter. The prefilter attenuates high frequency noise that may be present on the receive input signal. A switched capacitor low

pass filter follows the prefilter to provide the necessary passband flatness, stopband rejection and sin x/x gain correction. A postfilter which is similar to the transmit postfilter follows the low pass stage. It attenuates clock frequency noise and provides a low output impedance capable of directly driving an electronic subscriber-line-interface circuit.

## RECEIVE FILTER POWER AMPLIFIERS

Two power amplifiers are also provided to interface to transformer coupled line circuits. These two amplifiers are driven by the output of the receive postfilter through gain setting resistors, R3, R4 (figure 2). The power amplifiers can be deactivated, when not required, by connecting the power amplifier input (pin 5) to the negative power supply V<sub>BB</sub>. This reduces the total filter power consumption by approximately 10mW-20mW depending on output signal amplitude.

# POWER DOWN CONTROL

A power down mode is also provided. A logic 1 power down command applied on the PDN pin (pin 13) will reduce the total filter power consumption to less than 1mW and turn the power amplifier outputs into high impedance state.

# FREQUENCY DIVIDER AND SELECT LOGIC CIRCUIT

This circuit divides the external clock frequency down to the switching frequency of the low pass switched capacitor filters. The divider also contains a TTL-CMOS interface circuit which converts the external TTL clock level to the CMOS logic level required for the divider logic. This interface circuit can also be directly driven by CMOS logic.

A frequency select circuit is provided to allow the filter to operate with 2.048MHz, 1.544MHz or 1.536MHz clock frequencies. By connecting the frequency select pin CLKO (pin 14) to  $V_{\rm CC}$ , a 2.048MHz clock input frequency is selected. Digital ground selects 1.544MHz and  $V_{\rm BB}$  selects 1.536MHz.

# **APPLICATIONS INFORMATION**

#### **GAIN ADJUST**

Figure 2 shows the signal path interconnections between the ETC5040/ETC5040A and single-channel CODEC. The transmit RC coupling components have been chosen both for minimum passband droop and to present the correct impedance to the CODEC during sampling.

Optimum noise and distortion performance will be obtained from the ETC5040/ETC5040A filter when operated with system peak overload voltages of  $\pm\,2.5V$  to  $\pm\,3.2V$  at VFxO and VFaO. When interfacing to a PCM CODEC with a peak overload voltage outside this range, further gain or attenuation may be required.

For example, the ETC5040/ETC5040A filter can be used with CODEC which has a 5.5V peak overload voltage. A gain stage following the transmit filter output and an attenuation stage following the CODEC output are required.

## **BOARD LAYOUT**

Care must be taken in PCB layout to minimize po-

wer supply and ground noise. Analog ground (GNDA) of each filter should be connected to digital ground (GNDD) at a single point, which should be bypassed to both power supplies.

Further power supply decoupling adjacent to each filter and CODEC is recommended. Ground loops should be avoided, both between the GNDA traces of adjacent filters and CODECs.