# EXTENDED TEMPERATURE RANGE SERIAL INTERFACE CODEC/FILTER

- -40 °C TO +85 °C OPERATION
- COMPLETE CODEC AND FILTERING SYS-TEM (COMBO) INCLUDING:
  - Transmit high-pass and low-pass filtering
  - Receive low-pass filter with sin x/x correction
  - Active RC noise filters
  - $\mbox{\_}$  A-law or  $\mbox{$\mu$-law}$  compatible COder and DECoder
  - Internal precision voltage reference
  - Serial I/O interface
  - Internal auto-zero circuitry
- A-LAW, 16-PINS ETC5057
- μ-LAW WITHOUT SIGNALING, 16-PINS ETC5054
- MEETS OR EXCEEDS ALL D3/D4 AND CCITT SPECIFICATIONS
- ±5 V OPERATION
- LOW OPERATING POWER TYPICALLY 60 mW
- POWER-DOWN STANDBY TYPICALLY 3 mW
- AUTOMATIC POWER-DOWN
- TTL OR CMOS COMPATIBLE DIGITAL INTER-FACES
- MAXIMIZES LINE INTERFACE CARD CIRCUIT DENSITY
- SECOND SOURCE OF TP3057, TP3054

# DESCRIPTION

The ETC5057/ETC5054 family consists of A-law and  $\mu$ -law monolithic PCM CODEC/filters utilizing the A/D and D/A conversion architecture shown in figure 1, and a serial PCM interface. The devices are fabricated using double-poly CMOS process.

The encode portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a companding coder which samples the filtered signal and encodes it in the companded A-law or  $\mu$ -law PCM format. The decode portion of each device consists of an expanding decoder, which reconstructs the analog signal from the companded A-law or  $\mu$ -law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz and is followed by a single-ended

power amplifier capable of driving low impedance loads. The devices require 1.536 MHz, 1.544 MHz, or 2.048 MHz transmit and receive master clocks, which may be asynchronous, transmit and receive bit clocks which may vary from 64 kHz to 2.048 MHz, and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.







Figure 1 : Block Diagram.



#### **PIN DESCRIPTION**

Name	Pin Type*	N°	Function	Description
V <sub>BB</sub>	S	1	Negative Power Supply	V <sub>BB</sub> = -5 ± 5 %
GNDA	GND	2	Analog Ground	All signals are referenced to this pin.
VF <sub>R</sub> O	0	3	Receiver Filter Output	Analog Output of the Receive Filter
Vcc	S	4	Positive Power Supply	V <sub>CC</sub> = + 5 ± 5 %
FSR	1	5	Receive Frame Sync Pulse	Enable BCLK $_{\rm R}$ to shift PCM data into D $_{\rm R}$ . FS $_{\rm R}$ is an 8 kHz pulse train. See figures 2,3 and 4 for timing details.
D <sub>R</sub>	ı	6	Receive Data Input	PCM data is shifted into $D_{R}$ following the FS $_{R}$ leading edge.
BCLK <sub>R</sub> /CLKSEL		7	Shift-in Clock	Shifts data into DR after the $FS_R$ leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK <sub>X</sub> is used for both transmit and receive directions (see table 1). This input has an internal pull-up.
MCLK <sub>R</sub> /PDN	1	8	Receive Master Clock	Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK $_{\rm X}$ , but should be synchronous with MCLK $_{\rm X}$ for best performance. When MCLK $_{\rm R}$ is connected continuously low, MCLK $_{\rm X}$ is selected for all internal timing when MCLKR is connected continuously high, the device is powered down.
MCLK <sub>X</sub>	ı	9	Transmit Master Clock	Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK $_{\rm H}$ .
FS <sub>X</sub>	1	12	Transmit Frame Sync Pulse	Enables BCLK $_X$ to shift out the PCM data on D $_X$ . FS $_X$ is an 8 kHz pulse train. See figures 2, 3 and 4 for timing details.
BCLK <sub>X</sub>	I	10	Shift out Clock	Shifts out the PCM data on $D_{\rm X}$ . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK <sub>X</sub> .
D <sub>X</sub>	0	11	Transmit Data Output	The TRI-STATE® PCM data output which is enabled by FS <sub>x</sub> .
TS <sub>x</sub>	0	13	Transmit Time Slot	Open drain output which pulses low during the encoder time slot. Must be grounded if not used.
GS <sub>X</sub>	0	14	Gain Set	Analog output of the transmit input amplifier. Used to set gain externally.
VF <sub>X</sub> I -	1	15	Inverting Amplifier Input	Inverting input of the transmit input amplifier.
VF <sub>X</sub> I <sup>+</sup>	1	16	Non-inverting Amplifier Input	Non-inverting input of the transmit input amplifier.

T:Input, o:Output, S:Power Supply.
TRI-STATE ® is a trademark of National Semiconductor Corp.

#### **FUNCTIONAL DESCRIPTION**

#### POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO and places it into the powerdown mode. All non-essential circuits are deactivated and the Dx and VFRO outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK<sub>B</sub>/PDN pin and FS<sub>x</sub> and/or FS<sub>B</sub> pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLKR/PDN pin high; the alternative is to hold both FSx and FSR inputs continuously low. The device will power-down approximately 2 ms after the last FSx or FSR pulse. Power-up will occur on the first FSx of FSR pulse. The TRI-STATE PCM data output, Dx, will remain in the high impedance state until the second FSx pulse.

#### SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLKx and the MCLKR/PDN pin can be used as a power-down control. A low level on MCLKR/PDN powers up the device and a high level powers down the device. In either case, MCLKx will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLKx and the BCLKR/CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193 rd clock pulse each frame.

With a fixed level on the BCLK<sub>R</sub>/CLKSEL pin, BCLK<sub>X</sub> will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of BCLK<sub>R</sub>/CLKSEL. In this synchronous mode, the bit clock, BCLK<sub>X</sub>, may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLK<sub>X</sub>.

Table 1. Selection of Master Clock Frequencies.

BCI V ICI VSEI	Master Clock Frequency Selected				
BCLK <sub>R</sub> /CLKSEL	ETC 5057	ETC 5054			
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz			
0	1.536 MHz or 1.544 MHz	2.048 MHz			
1 (or open circuit)	2.048 MHz	1.536 MHz or 1.544 MHz			

Each FSx pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled Dx output on the positive edge of BCLKx. After 8 bit clock periods, the TRI-STATE Dx output is returned to a high impedance state. With an FSR pulse, PCM data is latched via the DR input on the negative edge of BCLKx (or BCLKR if running). FSx and FSR must be synchronous with MCLKxR.

#### ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied. MCLKx and MCLKR must be 2.048 MHz for the ETC5057, or 1.536 MHz. 1.544 MHz for the ETC5054, and need not be synchronous. For best transmission performance, however, MCLK<sub>R</sub> should be synchronous with MCLK<sub>X</sub>, which is easily achieved by applying only static logic levels to the MCLKR/PDN pin. This will automatically connect MCLKx to all internal MCLKR functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193 rd clock pulse each frame. FSx starts each encoding cycle and must be synchronous with MCLKx and BCLKx. FSR starts each decoding cycle and must be synchronous with BCLKR. BCLKR must be a clock, the logic levels shown in Table 1 are not valid in asynchronous mode. BCLKx and BCLKR may operate from 64 kHz to 2.048 MHz.

#### SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FSx and FSR. must be one bit clock period long, with timing relationships specified in figure 3. With FSx high during a falling edge of BCLKx, the next rising edge of BCLKx enables the Dx TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the Dx output. With FSR high during a falling edge of BCLKR (BCLKx in synchronous mode), the next falling edge of BCLKR latches in the sign bit. The following seven falling edges latch in the seven remaining bits. Both devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

#### LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses,  $FS_X$  and  $FS_B$ , must be three or more bit clock periods long, with timing relationships specified in figure 4. Based on the transmit frame sync.  $FS_X$ , the

COMBO will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns (See Fig. 2). The Dx TRI-STATE output buffer is enabled with the rising edge of FSx or the rising edge of BCLKx, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLKx rising edges clock out the remaining seven bits. The Dx output is disabled by the falling BCLKx edge following the eighth rising edge, or by FSx going low, whichever comes later. A rising edge on the receive frame sync pulse, FSR, will cause the PCM data at DR to be latched in on the next eight falling edges of BCLKR (BCLKx in synchronous mode).

Both devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

#### TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see figure 5. The low noise and wide band-width allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC active prefilter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to A-law (ETC5057) or µ-law (ETC5054) coding conventions. A precision voltage reference is

trimmed in manufacturing to provide an input overload ( $t_{MAX}$ ) of nominally 2.5 V peak (see table of Transmission Characteristics). The FSx frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through Dx at the next FSx pulse. The total encoding delay will be approximately 165  $\mu$ s (due to the transmit filter) plus 125  $\mu$ s (due to encoding delay), which totals 290  $\mu$ s. Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

#### RECEIVE SECTION

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (ETC5057) or μ-law (ETC5054) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample and hold. The filter is then followed by a 2 nd order RC active post-filter and power amplifier capable of driving a 600  $\Omega$  load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurence of FSR, the data at the DR input is clocked in on the falling edge of the next eight BCLK<sub>R</sub> (BCLK<sub>X</sub>) periods. At the end of the decoder time slot, the decoding cycle begins, and 10 us later the decoder DAC output is updated. The total decoder delay is ~ 10 µs (decoder update) plus 110 us (filter delay) plus 62.5 us (1/2 frame), which gives approximately 180 us.

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vcc	V <sub>CC</sub> to GNDA	7	V
V <sub>BB</sub>	V <sub>BB</sub> to GNDA	- 7	V
VIN. VOUT	Voltage at Any Analog Input or Output	V <sub>CC</sub> + 0.3 to V <sub>BB</sub> - 0.3	V
	Voltage at Any Digital Input or Output	V <sub>CC</sub> + 0.3 to GNDA - 0.3	V
Toper	Operating Temperature Range	- 40 to + 125	°C
T <sub>stg</sub>	Storage Temeperature Range	- 55 to + 150	°C
	Lead Temperature (soldering, 10 seconds)	300	°C

#### **ELECTRICAL CHARACTERISTICS**

 $V_{CC} = 5.0 \text{ V} \pm 5$  %,  $V_{BB} = -5 \text{ V} \pm 5$  %, GNDA = 0 V,  $T_{A} = -40$  °C to 85 °C (unless otherwise noted); Typical characteristics specified at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{BB} = -5.0 \text{ V}$ ,  $T_{A} = 25$  °C; all signals are referenced to GNDA.

#### DIGITAL INTERFACE

Symbol	Parameter		Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input Low Voltage		_	-	0.6	V
V <sub>IH</sub>	Input High Voltage		2.2	-	-	V
V <sub>OL</sub>	Output Low Voltage $I_L = 3.2 \text{ mA}$ $I_L = 3.2 \text{ mA}$ , Open Drain	D <sub>X</sub> TS <sub>X</sub>	-	=	0.4 0.4	٧
V <sub>OH</sub>	Output High Voltage I <sub>H</sub> = - 3.2 mA	D <sub>X</sub>	2.4	_	_	V
IIL	Input Low Current (GNDA ≤ V <sub>IN</sub> ≤ V <sub>IL</sub> , all digital inputs)		- 10	_	10	μА
LiH	Input High Current (VIH & VIN & VCC) except BCLKR/CLKS	EL	- 10	-	10	μА
loz	Output Current in High Impedance State (TRI-STATE) (GNDA $\leq$ V <sub>0</sub> $\leq$ V <sub>CC</sub> )	D <sub>X</sub>	- 10	_	10	μА

#### ANALOG INTERFACE WITH TRANSMIT INPUT AMPLIFIER (all devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>I</sub> XA	Input Leakage Current (- 2.5 V $\leq$ V $\leq$ + 2.5 V) VF <sub>X</sub> I $^{+}$ or VF <sub>X</sub> I $^{-}$	- 200	_	200	nA
R <sub>I</sub> XA	Input Resistance ( $-2.5 \le V \le +2.5 V$ ) VF <sub>X</sub> I * or VF <sub>X</sub> I -	10	-	-	MΩ
R <sub>O</sub> XA	Output Resistance (closed loop, unity gain)	_	1	3	Ω
R <sub>L</sub> XA	Load Resistance GS <sub>X</sub>	10	-	_	kΩ
CLXA	Load Capacitance GS <sub>X</sub>	-	_	50	pF
VoXA	Output Dynamic Range ( $R_L \ge 10 \text{ k}\Omega$ ) GS <sub>X</sub>	± 2.8	-	_	V
A <sub>V</sub> XA	Voltage Gain (VF <sub>x</sub> I * to GS <sub>x</sub> )	5000	-	_	V/V
FuXA	Unity Gain Bandwidth	1	2	- 1	MHz
VosXA	Offset Voltage	- 20	-	20	mV
V <sub>CM</sub> XA	Common-mode Voltage	- 2.5	_	2.5	V
CMRRXA	Common-mode Rejection Ratio	60	_	_	dB
PSRRXA	Power Supply Rejection Ratio	60	_	_	dB

#### ANALOG INTERFACE WITH RECEIVE FILTER (all devices)

Symbol	Parameter	Min.	Typ.	Max.	Unit
RoRF	Output Resistance VF <sub>R</sub> O	_	1	3	Ω
RLRF	Load Resistance (VF <sub>R</sub> O = ± 2.5 V)	600	-	-	Ω
CLRF	Load Capacitance	-	-	500	pF
VOSRO	Output DC Offset Voltage	- 200	-	200	mV

# **ELECTRICAL CHARACTERISTICS** (continued)

POWER DISSIPATION (all devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub> 0	Power-down Current	_	0.5	-	mA
I <sub>BB</sub> O	Power-down Current	_	0.05	0.4	mA
I <sub>CC</sub> 1	Active Current	_	6.0	11.0	mA
I <sub>BB</sub> 1	Active Current	_	6.0	11.0	mA

#### TIMING SPECIFICATIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
1/t <sub>PM</sub>	Frequency of Master Clocks Depends on the device used and the	-	1.536	-	MHz
	BCLK <sub>B</sub> /CLKSEL pin.	_	1.544	-	
	MCLK <sub>X</sub> and MCLK <sub>R</sub>	-	2.048	-	
twmH	Width of Master Clock High MCLK <sub>X</sub> and MCLK <sub>R</sub>	160		-	ns
twmL	Width of Master Clock Low MCLK <sub>X</sub> and MCLK <sub>R</sub>	160	_	_	ns
t <sub>RM</sub>	Rise Time of Master Clock MCLK <sub>X</sub> and MCLK <sub>R</sub>	_	_	50	ns
1 <sub>FM</sub>	Fall Time of Master Clock MCLK <sub>X</sub> and MCLK <sub>R</sub>	_	_	50	ns
tpB	Period of Bit Clock	485	488	15, 725	ns
twan	Width of Bit Clock High (VIH = 2.2 V)	160	-	-	ns
twBL	Width of Bit Clock Low (V <sub>IL</sub> = 0.6 V)	160	_	-	ns
tas	Rise Time of Bit Clock (t <sub>PB</sub> = 488 ns)	_	-	50	ns
tre	Fall Time of Bit Clock (tpB = 488 ns)	-	_	50	ns
tsbem	Set-up Time from BCLK <sub>X</sub> High to MCKL <sub>X</sub> Falling Edge (first bit clock after the leading edge of FS <sub>X</sub> )	100	-	-	ns
tHBF	Holding Time from Bit Clock Low to the Frame Sync (long frame only)	0	-	_	ns
tsfB	Set-up Time from Frame Sync to Bit Clock Low (long frame only)	80	_	_	ns
t <sub>HBFI</sub>	Hold Time from 3rd Period of Bit Clock FS <sub>X</sub> or FS <sub>R</sub> Low to Frame Sync (long frame only)	100	_	-	ns
t <sub>DZF</sub>	Delay time to valid data from FS $_{\rm X}$ or BCLK $_{\rm X}$ , whichever comes later and delay time from FS $_{\rm X}$ to data output disabled. (C $_{\rm L}$ = 0 pF to 150 pF)	20	-	165	ns
tobo	Delay Time from BCLK <sub>X</sub> High to Data Valid (Load = 150 pF plus 2 LSTTL loads)	0	-	180	ns
tozc	Delay Time from BCLK <sub>X</sub> Low to Data Output Disabled	50	_	165	ns
tsdB	Set-up Time from D <sub>R</sub> Valid to BCLK <sub>R/X</sub> Low	50	_	_	ns
t <sub>HBD</sub>	Hold Time from BCLK <sub>R/X</sub> Low to D <sub>R</sub> Invalid	50	_	_	ns
tHOLD	Holding Time from Bit Clock High to Frame Sync (short frame only)	0	_	_	ns

Note: For short frame sync timing FSX and FSR must go high while their respective bit clocks are high.

## TIMING SPECIFICATIONS (continued)

Symbol	Parameter	Min.	Тур.	Max.	Unit
tsf	Set-up Time from $FS_{X/R}$ to $BCLK_{X/R}$ Low (short frame sync pulse) - Note 1	80	-	-	ns
the	Hold Time from $BCLK_{X/R}$ Low to $FS_{X/R}$ Low (short frame sync pulse) - Note 1	100	_	-	ns
txDP	Delay Time TS <sub>X</sub> Low (load = 150 pF plus 2 LSTTL loads)	_	_	140	ns
twFL	Minimum Width of the Frame Sync Pulse (low level) (64 k bit/s operating mode)	160	-	_	ns

Note: 1. For short frame sync timing F<sub>SX</sub> and F<sub>SR</sub> must go high while their respective bit clocks are high.

Figure 2:64 k bits/s TIMING DIAGRAM (see next page for complete timing).




Figure 3: Short Frame Sync Timing.





Figure 4: Long Frame Sync Timing.



#### TRANSMISSION CHARACTERISTICS

(all devices)  $T_A = -40\,^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ ,  $V_{CC} = 5\,\text{V} \pm 5\,^{\circ}\text{N}$ ,  $VBB = -5\,\text{V} \pm 5\,^{\circ}\text{N}$ ,  $GNDA = 0\,\text{V}$ ,  $f = 1.02\,\text{kHz}$ ,  $V_{IN} = 0\,\text{dBm0}$  transmit input amplifier connected for unity-gain non-inverting (unless otherwise specified).

#### AMPLITUDE RESPONSE

Symbol	Parameter	Min.	Typ.	Max.	Unit
	Absolute Levels - Nominal 0 dBm0 level is 4 dBm (600 $\Omega$ ). 0 dBm0	_	1.2276	_	V <sub>rms</sub>
t <sub>MAX</sub>	Max Overload Level 3.14 dBm0 (A LAW) 3.17 dBm0 (U LAW)		2.492		VPK
GXA	Transmit Gain, Absolute ( $T_A = 25$ °C, $V_{CC} = 5$ V, $V_{BB} = -5$ V) Input at $GS_X = 0$ dBm0 at 1020 Hz	- 0.15	_	0.15	dB
$G_{XR}$	Transmit Gain, Relative to $G_{XA}$ f = 16 Hz f = 50 Hz f = 60 Hz f = 180 Hz f = 200 Hz f = 3000 Hz f = 3000 Hz f = 3200 Hz f = 3400 Hz f = 3400 Hz f = 44000 Hz f = 4600 Hz and up, measure response from 0 Hz to 44000 Hz Absolute Transmit Gain Variation with Temperature	- 2.8 - 1.8 - 0.15 - 0.35 - 0.35 - 0.7 	-	- 40 - 30 - 26 - 0.2 - 0.1 0.15 0.20 0.05 0 - 14 - 32	dB
G <sub>XAV</sub>	Absolute Transmit Gain Variation with Supply Voltage ( $V_{CC} = 5 \text{ V} \pm 5 \text{ \%}$ , $V_{BB} = -5 \text{ V} \pm 5 \text{ \%}$ )	- 0.05	_	0.05	dB
G <sub>XRL</sub>	Transmit Gain Variations with Level Sinusoidal Test Method Reference Level = - 10 dBm0 VF <sub>X</sub> I * = - 40 dBm0 to + 3 dBm0 VF <sub>X</sub> I * = - 50 dBm0 to - 40 dBm0 VF <sub>X</sub> I * = - 55 dBm0 to - 50 dBm0	- 0.2 - 0.4 - 1.2	1.00	0.2 0.4 1.2	dB
GHA	Receive Gain. Absolute (T <sub>A</sub> = 25 °C, V <sub>CC</sub> = 5 V, V <sub>BB</sub> = - 5 V) Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	- 0.15	_	0.15	dB
GRR	Receive Gain, Relative to G <sub>RA</sub> f = 0 Hz to 3000 Hz  f = 3200 Hz  f = 3300 Hz  f = 3400 Hz  f = 4000 Hz	- 0.15 - 0.35 - 0.35 - 0.7 -	- - - -	0.15 0.2 0.05 0 - 14	dB
GRAT	Absolute Receive Gain Variation with Temperature	_	_	± 0.15	dB
GRAV	Absolute Receive Gain Variation with Supply Voltage (Vcc = 5 V ± 5 %, VBB = -5 V ± 5 %)	_	_	± 0.05	dB
G <sub>RAL</sub>	Receive Gain Variations with Level Sinusoidal Test Method : Reference input PCM code corresponds to an ideally encoded — 10 dBm0 signal PCM level = - 40 dBm0 to + 3 dBm0 PCM level = - 50 dBm0 to - 40 dBm0 PCM level = - 55 dBm0 to - 50 dBm0	- 0.2 - 0.4 - 1.2	1 1 1	0.2 0.4 1.2	dB
V <sub>RO</sub>	Receive Output Drive Level ( $R_L = 600 \Omega$ )	- 2.5	_	2.5	V

# TRANSMISSION CHARACTERISTICS (continued)

#### ENVELOPE DELAY DISTORTION WITH FREQUENCY

Symbol	Parameter	Min.	Typ.	Max.	Unit
D <sub>XA</sub>	Transmit Delay, Absolute (f = 1600 Hz)	_	290	315	μS
D <sub>XB</sub>	Transmit Delay, Relative to D <sub>XA</sub>				μs
	f = 500 Hz - 600 Hz	-	195	220	
	f = 600 Hz - 800 Hz	_	120	145	
	f = 800 Hz - 1000 Hz	_	50	75	
	f = 1000 Hz - 1600 Hz	_	20	40	
	f = 1600 Hz - 2600 Hz	-	55	75	
	f = 2600 Hz - 2800 Hz	-	80	105	
	f = 2800 Hz - 3000 Hz	_	130	155	
D <sub>RA</sub>	Receive Delay, Absolute (f = 1600 Hz)	_	180	200	μs
D <sub>RR</sub>	Receive Delay, Relative to D <sub>RA</sub>				μs
	f = 500 Hz - 1000 Hz	- 40	- 25	-	
	f = 1000 Hz - 1600 Hz	- 30	- 20	_	
	f = 1600 Hz - 2600 Hz	_	70	90	
	f = 2600 Hz - 2800 Hz	_	100	125	
	f = 2800 Hz - 3000 Hz	_	145	175	

### NOISE

Symbol	Parameter	Min.	Тур.	Max.	Unit
N <sub>XP</sub>	Transmit Noise, P Message Weighted (ETC 5057, VF <sub>X</sub> I * = 0 V)	-	- 74	- 69 (note 1)	dBm0p
N <sub>RP</sub>	Receive Noise, P Message Weighted – ETC 5057 U LAW, PCM Code Equals Positive Zero	_	- 82	- 79	dBm0p
Nxc	Transmit Noise, C Message Weighted (ETC 5054, VFXI * = 0 V)	-	12	16	dBrnC0
N <sub>RC</sub>	Receive Noise, C Message Weighted ETC 5054 U LAW, PCM Code Equals Alternating Positive and Negative Zero	-	8	11	dBrnC0
N <sub>RS</sub>	Noise, Single Frequency f = 0 kHz to 100 kHz, Loop Around Measurement, VF <sub>X</sub> I * = 0 Vrms	_	_	- 53	dBm0
PPSR <sub>x</sub>	Positive Power Supply Rejection, Transmit  VF <sub>X</sub> I <sup>+</sup> = 0 Vrms, V <sub>CC</sub> = 5.0 V <sub>DC</sub> + 100 mVrms,  f = 0 kHz - 50 kHz	40	_	_	dBp
NPSRx	Negative Power Supply Rejection, Transmit $VF_{X}I^{+} = 0 \text{ Vrms}, V_{BB} = -5.0 \text{ V} V_{DC} + 100 \text{ mVrms},$ f = 0 kHz - 50 kHz	40	_	-	dBp
PPSR <sub>R</sub>	Positive Power Supply Rejection, Receive (PCM code equals positive zero, V <sub>CC</sub> = 5.0 V <sub>DC</sub> + 100 mVrms) f = 0 Hz - 4000 Hz f = 4 kHz - 25 kHz f = 25 kHz - 50 KHZ	40 40 36		= -	dBp dB dB
NPSR <sub>R</sub>	Negative Power Supply Rejection, Receive (PCM code equals positive zero,  V <sub>BB</sub> = - 5.0 V <sub>DC</sub> + 100 mVrms)  f = 0 Hz - 4000 Hz f = 4 kHz - 25 kHz f = 25 kHz - 50 kHz	40 40 36			dBp dB dB

# TRANSMISSION CHARACTERISTICS (continued)

Symbol	Parameter	Min.	Тур.	Max.	Unit
SOS	Spurious out-of band signals at the channel output.  Loop around measurement, 0 dBm0, 300 Hz – 3400 Hz input applied to VF <sub>x</sub> I *, measure individual image signals at VF <sub>B</sub> 0				dB
	4600 Hz – 7600 Hz 7600 Hz – 8400 Hz 8400 Hz – 100,000 Hz		- - -	- 32 - 40 - 32	

### DISTORTION

Symbol	Parameter		Min.	Тур.	Max.	Unit
STD <sub>X</sub>	Signal to Total Distortion (sinusoidal test method)					dBp
STDR	Transmit or Receive Half-channel					
	Level = 3 dBm0		33	_	_	
	= 0 dBm0 to - 30 dBm0		36	_	_	
	= $-40  dBm0$	XMT	29	_	_	
		RCV	30	_	-	
	= -55  dBm0	XMT	14	_	_	
		RCV	15	-	_	
SFDx	Single Frequency Distortion, Transmit		-	_	- 46	dB
SFDR	Single Frequency Distortion, Receive		_	_	- 46	dB
IMD	Intermodulation Distortion Loop Around Measurement, $VF_XI^+ = -4 \text{ dBm0 to } -21 \text{ dBm0},$ Two Frequencies in the Range 300 Hz $-$ 3400 Hz		-	_	- 41	dB

#### CROSSTALK

Symbol	Parameter	Min.	Typ.	Max.	Unit
CT <sub>X-R</sub>	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level				dB
	f = 300 Hz - 3400 Hz, D <sub>R</sub> = Steady PCM Mode	_	_	- 65	
CT <sub>R-X</sub>	Receive to Transmit Crosstalk, 0 dBm0 Receive Level				dB
	$f = 300 \text{ Hz} - 3400 \text{ Hz}, VF_XI = 0 \text{ V}$	_	_	- 65	
				(note 2)	

Notes: 1. Measured by extrapolation from the distortion test result.

2. CT<sub>R x</sub> is measured with a - 40 dBm0 activating signal applied at VF<sub>x</sub>I\*.

# ENCODING FORMAT AT D<sub>X</sub> OUTPUT


	A-Law (includes even bit inversion)	ц <b>Law</b>
$V_{IN}$ (at $GS_X$ ) = + Full-scale	10101010	1000000
$V_{IN}$ (at $GS_X$ ) = 0 $V$	11010101	1111111
V <sub>IN</sub> (at GS <sub>X</sub> ) = - Full-scale	00101010	0 0 0 0 0 0 0

#### APPLICATIONS INFORMATION

#### **POWER SUPPLIES**

While the pins of the ETC5050 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector is useful.

All ground connections to each device should meet at a common point as close as possible to the GNDA pin.




R1 = Z1 
$$\left(\frac{N^2 + 1}{N^2 - 1}\right) - 2$$
 Z1. Z2  $\left(\frac{N}{N^2 - 1}\right)$ 

$$R2 = 2\sqrt{Z1. Z2} \left(\frac{N}{N2-1}\right)$$

Also : 
$$Z = \sqrt{Z_{SC} \cdot Z_{OC}}$$

Where Z<sub>SC</sub> = impedance with short circuit termination

and  $Z_{OC}$  = impedance with open circuit termination.



$$R3 = \sqrt{\frac{Z1.Z2}{2}} \quad \left(\frac{N^2 - 1}{N}\right)$$

$$R4 = Z1 \quad \left(\frac{N^2 - 1}{N^2 - 2NS + 1}\right)$$

This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1  $\mu$ F supply decoupling capacitors should be connected from this common ground point to V<sub>CC</sub> and V<sub>RR</sub>.

For best performance, the ground point of beach/FILTER on a card should be connected to a common card. This common ground point should be decoupled to Vcc and VBB with 10 µF capacitors.

#### RECEIVE GAIN ADJUSTMENT

For applications where a ETC5050 family CODEC/filter receive output must drive a 600  $\Omega$ load, but a peak swing lower then ± 2.5 V is required. the receive gain can be easily adjusted by inserting a matched T-pad or  $\pi$ -pad at the output. Table II lists the required resistor values for 600  $\Omega$  terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest pratical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against 600  $\Omega$  is obtained if the output impedance of the attenuator is in the range 282  $\Omega$ to 319  $\Omega$  (assuming a perfect transformer).

**Table 2**: Attenuator Tables for Z1 = Z2 = 300  $\Omega$  (all values in  $\Omega$ ).

dB	R1	R2	R3	R4
0.1	1.7	26 k	3.5	52 k
0.2	3.5	13 k	6.9	26 k
0.3	5.2	8.7 k	10.4	17.4 k
0.4	6.9	6.5 k	13.8	13 k
0.5	8.5	5.2 k	17.3	10.5 k
0.6	10.4	4.4 k	21.3	8.7 k
0.7	12.1	3.7 k	24.2	7.5 k
0.8	13.8	3.3 k	27.7	6.5 k
0.9	15.5	2.9 k	31.1	5.8 k
1.0	17.3	2.6 k	34.6	5.2 k
2	34.4	1.3 k	70	2.6 k
3	51.3	850	107	1.8 k
4	68	650	144	1.3 k
5	84	494	183	1.1 k
6	100	402	224	900
7	115	380	269	785
8	129	284	317	698
9	143	244	370	630
10	156	211	427	527
11	168	184	490	535
12	180	161	550	500
13	190	142	635	473
14	200	125	720	450
15	210	110	816	430
16	218	98	924	413
18	233	77	1.17 k	386
20	246	61	1.5 k	366

Figure 5: Typical Synchronous Application.

