

# ETC5064FN ETC5067FN

# SERIAL INTERFACE CODEC/FILTER WITH RECEIVE POWER AMPLIFIER


- COMPLETE CODEC AND FILTERING SYSTEM INCLUDING:
  - TRANSMIT HIGH-PASS AND LOW-PASS FILTERING
  - RECEIVE LOW-PASS FILTER WITH SIN X/X CORRECTION
  - ACTIVE RC NOISE FILTER
  - μ-LAW OR A-LAW COMPATIBLE CODER
     AND DECODER
  - INTERNAL PRECISION VOLTAGE REF-ERENCE
  - SERIAL I/O INTERFACE
  - INTERNAL AUTO-ZERO CIRCUITRY
  - RECEIVE PUSH-PULL POWER AMPLI-FIERS
- u-LAW 20 PINS ETC5064FN
- A-LAW 20 PINS ETC5067FN
- MEETS OR EXCEEDS ALL D3/D4 AND CCITT SPECIFICATIONS
- ± 5V OPERATION
- LOW OPERATING POWER-TYPICALLY 70mW
- POWER-DOWN STANDBY MODE-TYPICALLY 3mW
- AUTOMATIC POWER-DOWN
- TTL OR CMOS COMPATIBLE DIGITAL INTER-FACES
- MAXIMIZES LINE INTERFACE CARD CIRCUIT DENSITY


#### **DESCRIPTION**

The ETC5064 ( $\mu$ -law) and ETC5067 (A-law) are monolithic PCM CODEC/FILTERS utilizing the A/D and D/A conversion architecture shown in the block diagram below and a serial PCM interface. The devices are fabricated using double-poly CMOS process.

Similar to the ETC5050 family, these devices feature and additional Receive Power Amplifier to provide push-pull balanced output drive capability. The receive gain can be adjusted by means of two external resistors for an output level of up to  $\pm$  6.6V across a balanced 600 $\Omega$  load.

Also included is an Analog Loopback switch and a TSx output.






## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vcc	V <sub>CC</sub> to GNDA	7	V
V <sub>BB</sub>	V <sub>BB</sub> to GNDA	- 7	٧
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage at any Analog Input or Output	$V_{CC}$ + 0.3 to $V_{BB}$ - 0.3	V
	Voltage at Any Digital Input or Output	V <sub>CC</sub> + 0.3 to GNDA - 0.3	V
Toper	Operating Temperature Range	- 25 to + 125	°C
T <sub>stg</sub>	Storage Temperature Range	- 65 to + 150	∞
	Lead Temperature (soldering 10 seconds)	300	°C

## **BLOCK DIAGRAM**



## PIN DESCRIPTION

Name	Pin Type	N°	Description
VPO+	0	1	The non-inverted Output of the receive power amplifier.
GNDA	GND	2	Analog Ground. All signal are referenced to this pin.
VPO-	0	3	The inverted output to the receive power amplifier.
VPI	I	4	Inverting input to the receive power amplifier. Also powers down both amplifiers when connected to $V_{\text{BB}}$ .
VFRO	0	5	Analog Output of the Receive Filter
Vcc	S	6	Positive Power Supply Pin. V <sub>CC</sub> = + 5 V ± 5 %
FS <sub>R</sub>	1	7	Receive frame sync pulse which enables $BCLK_R$ to shift PCM data into $D_R$ . $FS_R$ is an 8 kHz pulse train. See figures 1 and 2 for timing details.
DR	1	8	Receive Data Input. PCM data is shifted into D <sub>R</sub> following the FS <sub>R</sub> leading edge.
BCLK <sub>R</sub> /CLKSEL	1	9	The bit clock which shifts data into $D_R$ after the FS $_R$ leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK $_X$ is used for both transmit and receive directions (see table I). This input has an internal pull—up.
MCLK <sub>R</sub> /PDN	1	10	Receive Master Clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with $MCLK_X$ , but should be synchronous with $MCLK_X$ for best performance. When $MCLK_R$ is connected continuously low, $MCLK_X$ is selected for all internal timing. When $MCLK_R$ is connected continuously high, the device is powered down.
MCLK <sub>x</sub>	1	11	Transmit Master Clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK <sub>R</sub> .
BCLK <sub>X</sub>	ı	12	The bit clock which shifts out the PCM data on D <sub>x</sub> . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK <sub>x</sub> .
Dx	0	13	The tri-state PCM data output which is enabled by FS <sub>X</sub> .
FS <sub>X</sub>	ı	14	Transmit frame sync pulse input which enables $BCLK_X$ to shift out the PCM data on $D_X$ .FS $_X$ is an 8 kHz pulse train, see figures 1 and 2 timing details.
TS <sub>x</sub>	0	15	Open drain output which pulses low during the encoder time slot. Must to be grounded it not used.
ANLB	1	16	Analog Loopback Control Input. Must be set a logic '0' for normal operation. When pulled to logic '1', the transmit filter input is disconnected from the output of the transmit preamplifier and connected to the VPO * output of the receive power amplifier. This input has an internal pull-down.
GS <sub>X</sub>	0	17	Analog Output of the Transmit Input Amplifier. Used to externally set gain.
VF <sub>X</sub> I-	1	18	Inverting Input of the Transmit Input Amplifier.
VF <sub>X</sub> I +	-	19	Non-inverting Input of the Transmit Input Amplifier.
	S	20	Negative Power Supply Pin. V <sub>BB</sub> = - 5 V ± 5

<sup>\*</sup> I : Input, O : Output, S : Power Supply

#### **FUNCTIONAL DESCRIPTION**

#### POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO and places it into the power-down mode. All non-essential circuits are deactivated and the Dx and VFRO outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLKR/PDN pin and FSx and/or FSR pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLKR/PDN pin high; the alternative is to hold both FSx and FSR inputs continuously low. The device will power-down approximately 2ms after the last FSx pulse. The TRI-STATE PCM data output, Dx, will remain in the high impedance state until the second FSx pulse.

#### SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLKx and the MCLK<sub>R</sub>/PDN pin can be used as a power-down control. A low level on MCLK<sub>R</sub>/PDN powers up the device and a high level powers down the device. In either case, MCLK<sub>X</sub> will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLK<sub>X</sub> and the BCL<sub>R</sub>/CLKSEL can be used to select the proper internal divider for a master clock of 1.536MHz, 1.544MHz or 2.048MHz. For 1.544MHz operation, the device automatically compensates for the 193 rd clock pulse each frame.

With a fixed level on the BCLK<sub>R</sub>/CKSEL pin, BCLK<sub>X</sub> will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of BCLK<sub>R</sub>/CLKSEL. In this synchronous mode, the bit clock, BCLK<sub>X</sub>, may be from 64kHz to 2.048MHz, but must be synchronous with MCLK<sub>X</sub>.

Table 1 : Selection of Master Clock Frequencies.

BCLK <sub>R</sub> /CLKSEL	Master Clock Frequency Selected				
	ETC5067	ETC5064			
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz			
0	1.536 MHz or 1.544 MHz	2.048 MHz			
1 (or open circuit)	2.048 MHz	1.536 MHz or 1.544 MHz			

Each FSx pulse begins the encode cycle and the PCM data from the previous encode cycle is shift out of the enabled Dx output on the positive edge of BCLKx. After 8 bit clock periods, the TRI-STATE Dx output is returned to a high impedance state. With an FSR pulse. PCM data is latched via the DR input the negative edge of BCLKx (or on BCKLR if running). FSx and FSR must be synchronized with MCLKx.R.

#### ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied. MCLKx and MCLKR must be 2.048MHz for the ETC5067, or 1.536MHz. 1.544MHz for the ETC5064, and need not be synchronous. For best transmission performance, however, MCLK<sub>R</sub> should be synchronous with MCLK<sub>x</sub>. which is easily achieved by applying only static logic levels to the MCLKR/PDN pin. This will automatically connect MCLKx to all internal MCLKs functions (see pin description). For 1.544MHz operation, the device automatically compensates for the 193 rd clock pulse each frame. FSx starts each encoding cycle and must be synchronous with MCLKx and BCLKx. FSR starts each decoding sycle and must be synchronous with BCLK<sub>R</sub>. BCLK<sub>R</sub> must be a clock, the logic levels shown in Table 1 are not valid in asynchronous mode. BCLKx and BCLKR may operate from 64kHz to 2 048MHz

## SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses. FSx and FSR, must be one bit clock period long, with timing relationships specified in figure 3 with FSR high during a falling edge of BCLKR, the next rising edge of BCLKx enables the Dx TRI-STATE output buffer. which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the Dx output. With FSR high during a falling edge of BCLKR (BCLKx in synchronous mode), the next falling edge of BCLKR latches in the sign bit. The following seven falling edges latch in the seven remaining bits. Both devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

## LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses, FS<sub>X</sub> and FS<sub>R</sub>, must be three or more bit clock periods long, with timing relationships specified in



figure 3. Based on the transmit frame sync FSx, the COMBO will sense whether short or long frame sync pulses are being used. For 64kHz operation, the frame sync pulse must be kept low for a minimum of 160ns (see fig. 1). The Dx TRI-STATE output buffer is enabled with the rising edge of FSx or the rising edge of BCLKx, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLKX rising edges clock out the remaining seven bits. The Dx output is disabled by the falling BCLKx edge following the eighth rising edge, or by FSx going low, whichever comes later. A rising edge on the receive frame sync pulse, FS<sub>R</sub>, will cause the PCM data at DR to be latched in on the next eight falling edges of BCLKR (BCLKx in synchronous mode). Both devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

#### TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see figure 4. The low noise and wide bandwidth allow gains in excess of 20dB across the audio passband to be realized. The op amp drives a unity gain filter consisting of RC active pre-filter. followed by an eighth order switched-capacitor bandpass filter clocked at 256kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to A-law (ETC5067) or μ-law (ETC5064) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload (tMAX) of nominally 2.5V peak (see table of Transmission Characteristics). The FSx frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through Dx at the next FSx pulse. The total encoding delay will be approximately 165 µs (due to the transmit filter) plus 125µs (due to encoding delay), which totals 290us. Any offset voltage

due to the filters or comparator is cancelled by sign bit integration.

#### RECEIVE SECTION

The receive section consist of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256kHz. The decoder is A-law (ETC5067) or μ-law (ETC5064) and the 5 th order low pass filter corrects for the sin x/x attenuation due to the 8kHz sample and hold. The filter is then followed by a 2 nd order RC active post-filter and power amplifier capable of driveing a  $600\Omega$  load to a level of 7.2dBm. The receive section is unity-gain. Upon the occurence of FSR, the data at the DR input is clocked in on the falling edge of the next eight BCLK<sub>R</sub> (BCKL<sub>x</sub>) periods. At the end of the decoder time slot, the decoding cycle begins, and 10us later the decoder DAC output is updated. The total decoder delay is ~ 10µs (decoder up-date) plus 110µs (filter delay) plus 62.5µs (1/2 frame), which gives approximately 180us.

#### RECEIVE POWER AMPLIFIERS

Two inverting mode power amplifiers are provided for directly driving a matched line interface transformer. The gain of the first power amplifier can be adjusted to boost the ± 2.5V peak output signal from the receive filter up ± 3.3V peak into an unbalanced  $300\Omega$  load, or  $\pm 4.0V$  into an unbalanced  $15k\Omega$  load. The second power amplifier is internally connected in unity-gain inverting mode to give 6dB of signal gain for balanced loads. Maximum power transfer to a  $600\Omega$  subscriber line termination is obtained by differientially driving a balanced transformer with a 12: 1 turns ratio, as shown in figure 4. A total peak power of 15.6dBm can be delivered to the load plus termination. Both power amplifier can be powered down independently from the PDN input by connecting the VPI input to VBB saving approximately 12mW of power.

## DIGITAL INTERFACE (all devices)

Symbol	Parameter		Min.	Typ.	Max.	Unit
ViL	Input Low Voltage				0.6	٧
V <sub>IH</sub>	Input High Voltage		2.2			V
V <sub>OL</sub>	Output Low Voltage IL = 3.2 mA IL = 3.2 mA, Open Drain	D <sub>X</sub>			0.4 0.4	V
V <sub>OH</sub>	Output High Voltage I <sub>H</sub> = 3.2 mA	D <sub>X</sub>	2.4			V
l <sub>IE</sub>	Input Low Current (GNDA $\leq$ V <sub>IN</sub> $\leq$ V <sub>IL</sub> ) all Digital Inputs Except BCLK <sub>R</sub>		- 10		10	μА
l <sub>IH</sub>	Input High Current ( $V_{IH} \le V_{IN} \le V_{CC}$ ) Except ANLB		- 10		10	μА
loz	Output Current in High Impedance State (TRI-STATE) (GNDA $\leq$ V $_{\text{CC}}$ )	D <sub>X</sub>	- 10		10	μА

## ANALOG INTERFACE WITH TRANSMIT INPUT AMPLIFIER (all devices)

Symbol	Parameter		Min.	Тур.	Max.	Unit
I <sub>I</sub> XA	Input Leakage Current $(-2.5 \text{ V} \leq \text{V} \leq + 2.5 \text{ V})$	VFxI + or VFxI -	- 200		200	nA
R <sub>I</sub> XA	Input Resistance $(-2.5 \text{ V} \le \text{V} \le + 2.5 \text{ V})$	VF <sub>X</sub> I <sup>+</sup> or VF <sub>X</sub> I <sup>−</sup>	10			MΩ
RoXA	Output Resistance (closed loop, unity gain)			1	3	Ω
RLXA	Load Resistance	GS <sub>X</sub>	10			kΩ
CLXA	Load Capacitance	GS <sub>X</sub>			50	pF
VoXA	Output Dynamic Range (R <sub>L</sub> ≥ 10 kΩ)	GS <sub>X</sub>	- 2.8		+ 2.8	V
A <sub>V</sub> XA	Voltage Gain (VF <sub>X</sub> I <sup>+</sup> to GS <sub>X</sub> )		5000			V/V
FuXA	Unity Gain Bandwidth		1	2		MHz
VosXA	Offset Voltage		- 20		20	mV
V <sub>CM</sub> XA	Common-mode Voltage		- 2.5		2.5	V
CMRRXA	Common-mode Rejection Ratio		60			dB
PSRRXA	Power Supply Rejection Ratio		60			dB

## ANALOG INTERFACE WITH RECEIVE FILTER (all devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
RoRF	Output Resistance VF <sub>R</sub> O		1	3	Ω
RLRF	Load Resistance (VF <sub>R</sub> O = ± 2.5 V)	10			kΩ
CLRF	Load Capacitance			25	pF
VOSRO	Output DC Offset Voltage	- 200		200	mV

## ANALOG INTERFACE WITH POWER AMPLIFIERS (all devices)

Symbol	Parameter	Min.	Typ.	Max.	Unit
IPI	Input Leakage Current (− 1.0 V ≤ VPI ≤ 1.0 V)	- 100		100	пА
RIPI	Input Resistance (- 1.0 ≤ VPI ≤ 1.0 V)	10			MΩ
VIOS	Input Offset Voltage	- 25		25	mV
ROP	Output Resistance (inverting unity-gain at VPO * or VPO *)		1		Ω
Fc	Unity-gain Bandwidth, Open Loop (VPO -)		400		kHz
CLP	Load Capacitance (VPO * or VPO $^-$ to GNDA) R_{L} $\geq$ 1500 $\Omega$ R_{L} = 600 $\Omega$ R_{L} = 300 $\Omega$			100 500 1000	pF
GAp *	Gain VPO <sup>-</sup> to VPO <sup>+</sup> to GNDA, Level at VPO <sup>-</sup> = 1. 77 Vrms (+ 3 dBm0)		- 1		V/V
PSRRp	Power Supply Rejection of V <sub>CC</sub> or V <sub>BB</sub> (VPO <sup>-</sup> connected to VPI) 0 kHz - 4 kHz 0 kHz - 50 kHz	60 36			dB

## POWER DISSIPATION (all devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub> 0	Power-down Current		0.5	1.5	mA
I <sub>BB</sub> 0	Power-down Current		0.05	0.3	mA
I <sub>CC</sub> 1	Active Current		7.0	10.0	mA
I <sub>BB</sub> 1	Active Current		7.0	10.0	mA

**TIMING SPECIFICATIONS** All timings parameters are measured at  $V_{OH}$  = 2.0 V and  $V_{OL}$  = 0.7 V.

Symbol	Parameter	Min.	Typ.	Max.	Unit
1/t <sub>PM</sub>	Frequency of master clocks MCLK <sub>X</sub> and MCLK <sub>B</sub> Depends on the device used and the BCLK <sub>B</sub> /CLKSEL Pin		1.536 1.544 2.048		MHz
twmH	Width of Master Clock High MCLK <sub>X</sub> and MCLK <sub>R</sub>	160			ns
twmL	Width of Master Clock Low MCLK <sub>X</sub> and MCLK <sub>R</sub>	160			ns
t <sub>RM</sub>	Rise Time of Master Clock MCLK <sub>X</sub> and MCLK <sub>R</sub>			50	ns
tem	Fall Time of Master Clock MCLK <sub>X</sub> and MCLK <sub>R</sub>			50	ns
t <sub>PB</sub>	Period of Bit Clock	485	488	15.725	ns
twaH	Width of Bit Clock High (VIH = 2.2 V)	160			ns
twaL	Width of Bit Clock Low (V <sub>IL</sub> = 0.6 V)	160			ns
t <sub>RB</sub>	Rise Time of Bit Clock (t <sub>PB</sub> = 488 ns)			50	ns
t <sub>FB</sub>	Fall Time of Bit Clock (t <sub>PB</sub> = 488 ns)			50	ns
tsbem	Set-up time from $BCLK_X$ high to $MCLK_X$ falling edge (first bit clock after the leading edge of $FS_X$ )	100			ns
t <sub>HBF</sub>	Holding Time from Bit Clock Low to the Frame Sync (long frame only)	0			ns
tsfB	Set-up Time from Frame Sync to Bit Clock (long frame only)	80			ns
t <sub>HBFI</sub>	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (long frame only)	100			ns
t <sub>DZF</sub>	Delay Time to valid data from $FS_X$ or $BCLK_X$ , whichever comes later and delay time from $FSX$ to data output disabled $(C_L = 0 \text{ pF to } 150 \text{ pF})$	20		165	ns
t <sub>DBD</sub>	Delay Time from BCLK <sub>X</sub> high to data valid (load = 150 pF plus 2 LSTTL loads)	0		180	ns
t <sub>DZC</sub>	Delay Time from BCLK <sub>X</sub> low to data output disabled	50		165	ns
t <sub>SDB</sub>	Set-up Time from D <sub>R</sub> valid to BCLK <sub>R/X</sub> low	50			ns
t <sub>HBD</sub>	Hold Time from BCLK <sub>R/X</sub> low to D <sub>R</sub> invalid	50			ns
thold	Holding Time from Bit Clock High to Frame Sync (short frame only)	0			ns
tsf	Set-up Time from $FS_{X/R}$ to $BCLK_{X/R}$ Low (short frame sync pulse) - Note 1	80			ns
t <sub>HF</sub>	Hold Time from $BCLK_{X/R}$ Low to $FS_{X/R}$ Low (short frame sync pulse) - Note 1	100			ns
txDP	Delay Time to TS <sub>X</sub> low (load = 150 pF plus 2 LSTTI loads)			140	ns
twFL	Minimum Width of the Frame Sync Pulse (low level) (64 bit/s operating mode)	160			ns

 $\textbf{Note: 1.} For short frame sync timing. \ FS_X \ and \ FS_R \ must go \ high \ while their respective \ bit clocks \ are \ high.$ 

Figure 1:64 k bits/s TIMING DIAGRAM. (see next page for complete timing)




Figure 2 : Short Frame Sync Timing.





Figure 3: Long Frame Sync Timing.



**TRANSMISSION CHARACTERISTICS** (all devices)  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ , GNDA = 0V, f = 1.02kHz,  $V_{IN} = 0dBm0$ , transmit input amplifier connected for unity–gain non–inverting. (unless otherwise specified).

## AMPLITUDE RESPONSE

Symbol	Parameter	Min.	Typ.	Max.	Unit
	Absolute levels - nominal 0 dBm0 level is 4 dBm (600 $\Omega$ ) 0 dBm0		1.2276		Vrms
t <sub>MAX</sub>	Max Overload Level         3.14 dBm0         ETC5067           3.17 dBm0         ETC5064		2.492 2.501		V <sub>PK</sub>
$G_{XA}$	Transmit Gain, Absolute ( $T_A$ = 25 °C, $V_{CC}$ = 5 V, $V_{BB}$ = $-$ 5 V) Input at $G_{SX}$ = 0 dBm0 at 1020 Hz	- 0.15		0.15	dB
G <sub>XR</sub>	f = 16 Hz f = 50 Hz f = 60 Hz f = 200 Hz f = 300 Hz - 3000 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz f = 4600 Hz and up, Measure Reponse from 0 Hz to 4000 Hz	- 1.8 - 0.15 - 0.35 - 0.7		- 40 - 30 - 26 - 0.1 0.15 0.05 0 - 14 - 32	dB
G <sub>XAT</sub>	Absolute Transmit Gain Variation with Temperature (T <sub>A</sub> = 0 °C to + 70 °C)	- 0.1		0.1	dB
G <sub>XAV</sub>	Absolute Transmit Gain Variation with Supply Voltage ( $V_{CC} = 5 \text{ V} \pm 5 \text{ %}, V_{BB} = -5 \text{ V} \pm 5 \text{ %}$ )	- 0.05		0.05	dB
G <sub>XRL</sub>	Transmit Gain Variation with Level Sinusoidal Test Method Reference Level = - 10 dBmO VFxI + = - 40 dBm0 to + 3 dBm0 VFxI + = - 50 dBm0 to - 40 dBm0 VFxI + = - 55 dBm0 to - 50 dBm0	- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB
GRA	Receive Gain. Absolute ( $T_A$ = 25 °C, $V_{CC}$ = 5 V, $V_{BB}$ = - 5 V) Input = Digital Code Sequence for 0 dBM0 Signal at 1020 Hz	- 0.15		0.15	dB
G <sub>RR</sub>	Receive Gain, Relative to G <sub>RA</sub> f = 0 Hz to 3000 Hz  f = 3300 Hz  f = 3400 Hz  f = 4000 Hz	- 0.15 - 0.35 - 0.7		0.15 0.05 0 - 14	dB
GRAT	Absolute Receive Gain Variation with Temperature $(T_A = 0  ^{\circ}\text{C to} + 70  ^{\circ}\text{C})$	- 0.1		0.1	dB
G <sub>RAV</sub>	Absolute Receive Gain Variation with Supply Voltage ( $V_{CC} = 5 \text{ V} \pm 5 \text{ \%}$ , $V_{BB} = -5 \text{ v} \pm 5 \text{ \%}$ )	- 0.05		0.05	dB
G <sub>RRL</sub>	Receive Gain Variation with Level Sinusuoidal test method; reference input PCM code corresponds to an ideally encoded – 10 dBmO signal PCM Level = – 40 dBm0 to + 3 dBm0 PCM Level = – 50 dBm0 to – 40 dBm0 PCM Level = – 55 dBm0 to – 50 dBm0	- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB
V <sub>RO</sub>	Receive Filter Output at $VR_{BO}$ $R_{L} = 10 \text{ k}\Omega$	- 2.5		2.5	V

## TRANSMISSION CHARACTERISTICS (continued).

## **ENVELOPE DELAY DISTORTION WITH FREQUENCY**

Symbol	Parameter	Min.	Тур.	Max.	Unit
D <sub>XA</sub>	Transmit Delay, Absolute (f = 1600 Hz)		290	315	μs
D <sub>XR</sub>	Transmit Delay, Relative to D <sub>XA</sub> f = 500 Hz-600 Hz f = 600 Hz-800 Hz f = 800 Hz-1000 Hz f = 1000 Hz-1600 Hz f = 1600 Hz-2600Hz f = 2600 Hz-2800 Hz f = 2800 Hz-3000 Hz		195 120 50 20 55 80 130	220 145 75 40 75 105 155	μs
DRA	Receive Delay. Absolute (f = 1600 Hz)		180	200	μs
D <sub>RR</sub>	Receive Delay. Relative to D <sub>RA</sub> f = 500 Hz-1000 Hz f = 1000 Hz-1600 Hz f = 1600 Hz-2600 Hz f = 2600 Hz-2800 Hz f = 2800 Hz-3000 Hz	- 40 - 30	- 25 - 20 70 100 145	90 125 175	μѕ

## NOISE

Symbol	Parameter	Min.	Typ.	Max.	Unit
N <sub>XP</sub>	Transmit Noise. P Message Weighted (ETC5067, VF <sub>X</sub> I * = 0 V)		- 74	- 69 (note 1)	dBm0p
N <sub>RP</sub>	Receive Noise, P Message Weighted (ETC5067, PCM code equals positive zero)		- 82	- 79	dBm0p
N <sub>XC</sub>	Transmit Noise, C Message Weighted (ETC5064, VFxI * = 0 V)		12	15	dBrnC0
N <sub>PC</sub>	Receive Noise, C Message Weighted (ETC5064, PCM Code Equals Alternating Positive and Negative Zero)		8	11	dBrnC0
N <sub>RS</sub>	Noise, Single Frequency f = 0 kHz to 100 kHz, Loop around Measurement, VFxI * = 0 V			- 53	dBm0
PPSR <sub>X</sub>	Positive Power Supply Rejection. Transmit (note 2) V <sub>CC</sub> = 5.0 V <sub>DC</sub> + 100 mVrms, f = 0 kHz-50 kHz	40			dBp
NPSR <sub>X</sub>	Negative Power Supply Rejection, Transmit (note 2) V <sub>BB</sub> = 5.0 V <sub>DC</sub> + 100 mVrms, f = 0 kHz-50 kHz	40			dBp
PPSR <sub>R</sub>	Positive Power Supply Rejection, Receive (PCM code equals positive zero, $V_{CC}$ = 5.0 $V_{DC}$ + 100 mVrms) f = 0 Hz-4000Hz 5067 f = 4 kHz-25 kHz f = 25 kHz-50 kHz	40 40 36			dBp dB dB
NPSR <sub>R</sub>	Negative Power Supply Rejection, Receive (PCM code equals positive zero, $V_{BB} = -5.0~V_{DC} + 100~mVrms$ ) f = 0 Hz-4000Hz 5067 f = 4 kHz-25 kHz f = 25 kHz-50 kHz	40 40 36			dBp dB dB
SOS	Spurious out-of-band Signals at the Channel Output Loop around measurement, 0 dBm0, 300 Hz-3400 Hz input applied to D <sub>R</sub> , measure individual image signals at D <sub>X</sub> 4600 Hz-7600 Hz 7600 Hz-8400 Hz 8400 Hz-100,000 Hz			- 32 - 40 - 32	

## TRANSMISSION CHARACTERISTICS (continued).

## DISTORTION

Symbol	Parameter	Min.	Тур.	Max.	Unit	
STD <sub>X</sub> or	Signal to Total Distortion (sinusoidal test method)					
STDR	Transmit or Receive Half-channel					
	Level = 3.0 dBm0		33			
	= 0 dBm0 to - 30 dBm0		36			dBp
	= - 40 dBm0	TMX	29			
		RCV	30			
	= - 55 dBm0	XMT	14			
		RCV	15			
SFD <sub>X</sub>	Single Frequency Distortion, Transmit				- 46	dB
SFDR	Single Frequency Distortion, Receive				- 46	dB
IMD	Intermodulation Distortion  Loop Around Measurement, VF <sub>X</sub> I* = -4 dBm0 to  - 21 dBm0, two Frequencies in the Range 300 Hz-34			- 41	dB	

## CROSSTALK

Symbol	Parameter	Min.	Тур.	Max.	Unit	
CT <sub>X-R</sub>	Transmit to Receive Crosstalk, 0dBm0 Transmit f = 300 Hz-3400 Hz, D <sub>R</sub> = Steady PCM Code		- 90	- 75	dB	
CT <sub>R-X</sub>	Receive to Transmit Crosstalk, 0dBm0 Receive Level f = 300 Hz-3400 Hz, VF <sub>X</sub> I = 0 V		- 90	- 70 (note 2)	dB	

## POWER AMPLIFIERS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vol	Maximum 0 dBm0 Level for Better than $\pm$ 0.1 dB Linearity Over the Range 10 dBm0 to + 3 dBm0 (balanced load, R <sub>L</sub> connected between VPO $^+$ and VPO $^-$ ) R <sub>L</sub> = 600 $\Omega$ R <sub>L</sub> = 1200 $\Omega$ R <sub>L</sub> = 30 k $\Omega$	3.3 3.5 4.0			Vrms
S/D <sub>P</sub>	Signal/Distortion $R_L = 600 \Omega$ , 0 dBm0	50			dB

# ENCODING FORMAT AT $D_{\chi}$ OUTPUT

	A-Law (including even bit inversion)								μ <b>La</b>	w										
$V_{IN}$ (at $GS_X$ ) = + Full-scale	Ι.	0				_		_	1											
$V_{IN}$ (at $GS_X$ ) = 0 V	1 0	1	0	1	0	1	0	1	1 0	1	1	1	1	1	1	1				
V <sub>IN</sub> (at GS <sub>X</sub> ) = - Full-scale	C	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0				

Notes: 1. Measured by extrapolation from the distortion test results.
2. PPSRX. NPSRX, CTR-X measured with a -50dBm0 activating signal applied at VFxI\*

#### APPLICATION INFORMATION

#### POWER SUPPLIES

While the pins at the ETC5060 family are well protected against electrical misure, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.

All ground connections to each device should meet at a common point as close as possible to the GNDA

pin. This minimizes the interaction of ground return currents flowing through a common bus impedance.  $0.1\mu F$  supply decoupling capacitors should be connected from this common ground point to  $V_{CC}$  and  $V_{RB}$  as close to the device as possible.

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to  $V_{CC}$  and  $V_{BB}$  with  $10\mu F$  capacitors.

For best performance, TSX should be grounded if not used.

Figure 4: Typical Asynchronous Application.

