

August 2012

FAN3223 / FAN3224 / FAN3225_F085 Dual 4A High-Speed, Low-Side Gate Drivers

Features

- Qualified to AEC Q-100
- 4.5 to 18V Operating Range
- 5A Peak Sink/Source at V_{DD} = 12V
- 4.3A Sink / 2.8A Source at V_{OUT} = 6V
- Choice of TTL or CMOS Input Thresholds
- Three Versions of Dual Independent Drivers:
 - Dual Inverting + Enable (FAN3223)
 - Dual Non-Inverting + Enable (FAN3224)
 - Dual-Inputs (FAN3225)
- Internal Resistors Turn Driver Off If No Inputs
- MillerDrive™ Technology
- 12ns / 9ns Typical Rise/Fall Times with 2.2nF Load
- Typical Propagation Delay Under 20ns Matched within 1ns to the Other Channel
- Double Current Capability by Paralleling Channels
- 8-Lead SOIC Package
- Rated from –40°C to +125°C Ambient

Applications

- Switch-Mode Power Supplies
- High-Efficiency MOSFET Switching
- Synchronous Rectifier Circuits
- DC-to-DC Converters
- Motor Control

Description


The FAN3223-25 family of dual 4A gate drivers is designed to drive N-channel enhancement-mode MOSFETs in low-side switching applications by providing high peak current pulses during the short switching intervals. The driver is available with either TTL or CMOS input thresholds. Internal circuitry provides an under-voltage lockout function by holding the output LOW until the supply voltage is within the operating range. In addition, the drivers feature matched internal propagation delays between A and B channels for applications requiring dual gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two drivers in parallel to effectively double the current capability driving a single MOSFET.


The FAN322X drivers incorporate MillerDrive™ architecture for the final output stage. This bipolar-MOSFET combination provides high current during the Miller plateau stage of the MOSFET turn-on / turn-off process to minimize switching loss, while providing rail-to-rail voltage swing and reverse current capability.

The FAN3223 offers two inverting drivers and the FAN3224 offers two non-inverting drivers. Each device has dual independent enable pins that default to ON if not connected. In the FAN3225, each channel has dual inputs of opposite polarity, which allows configuration as non-inverting or inverting with an optional enable function using the second input. If one or both inputs are left unconnected, internal resistors bias the inputs such that the output is pulled LOW to hold the power MOSFET OFF.

Related Resources

AN-6069: Application Review and Comparative Evaluation of Low-Side Gate Drivers








Figure 1. Pin Configurations

Ordering Information

Part Number	Logic	Input Threshold	Package	© Eco Status	Packing Method	Quantity per Reel
FAN3223CMX_F085	Dual Inverting Channels +	CMOS	SOIC-8	RoHS	Tape & Reel	2,500
FAN3223TMX_F085	Dual Enable	TTL	SOIC-8	RoHS	Tape & Reel	2,500
FAN3224CMX_F085	Dual Non-Inverting Channels	CMOS	SOIC-8	RoHS	Tape & Reel	2,500
FAN3224TMX_F085	+ Dual Enable	TTL	SOIC-8	RoHS	Tape & Reel	2,500
FAN3225CMX_F085	Dual Channels of Two-Input /	CMOS	SOIC-8	RoHS	Tape & Reel	2,500
FAN3225TMX_F085	One-Output Drivers	TTL	SOIC-8	RoHS	Tape & Reel	2,500

For Fairchild's definition of "green" Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.

Package Outline




Figure 2. SOIC-8 (Top View)

Thermal Characteristics(1)

Package	Θ _{JL} ⁽²⁾	$\Theta_{JT}^{(3)}$	Θ _{JA} ⁽⁴⁾	$\Psi_{JB}^{(5)}$	$\Psi_{JT}^{(6)}$	Units
8-Pin Small Outline Integrated Circuit (SOIC)		29	87	41	2.3	°C/W

Notes

- 1. Estimates derived from thermal simulation; actual values depend on the application.
- 2. Theta_JL (Θ_{JL}) : Thermal resistance between the semiconductor junction and the bottom surface of all the leads (including any thermal pad) that are typically soldered to a PCB.
- Theta_JT (Θ_{JT}): Thermal resistance between the semiconductor junction and the top surface of the package, assuming it is held at a uniform temperature by a top-side heatsink.
- 4. Theta_JA (⊙_{JA}): Thermal resistance between junction and ambient, dependent on the PCB design, heat sinking, and airflow. The value given is for natural convection with no heatsink using a 2S2P board, as specified in JEDEC standards JESD51-2, JESD51-5, and JESD51-7, as appropriate.
- 5. Psi_JB (Ψ_{JB}): Thermal characterization parameter providing correlation between semiconductor junction temperature and an application circuit board reference point for the thermal environment defined in Note 4. For the SOIC-8 package, the board reference is defined as the PCB copper adjacent to pin 6.
- 6. Psi_JT (Ψ_{JT}): Thermal characterization parameter providing correlation between the semiconductor junction temperature and the center of the top of the package for the thermal environment defined in Note 4.




Figure 3. Pin Assignments (Repeated)

Pin Definitions

Name	Pin Description
ENA	Enable Input for Channel A . Pull pin LOW to inhibit driver A. ENA has TTL thresholds for both TTL and CMOS INx threshold.
ENB	Enable Input for Channel B. Pull pin LOW to inhibit driver B. ENB has TTL thresholds for both TTL and CMOS INx threshold.
GND	Ground. Common ground reference for input and output circuits.
INA	Input to Channel A.
INA+	Non-Inverting Input to Channel A. Connect to VDD to enable output.
INA-	Inverting Input to Channel A. Connect to GND to enable output.
INB	Input to Channel B.
INB+	Non-Inverting Input to Channel B. Connect to VDD to enable output.
INB-	Inverting Input to Channel B. Connect to GND to enable output.
OUTA	Gate Drive Output A: Held LOW unless required input(s) are present and V _{DD} is above UVLO threshold.
OUTB	Gate Drive Output B: Held LOW unless required input(s) are present and V _{DD} is above UVLO threshold.
OUTA	Gate Drive Output A (inverted from the input): Held LOW unless required input is present and V _{DD} is above UVLO threshold.
OUTB	Gate Drive Output B (inverted from the input): Held LOW unless required input is present and V _{DD} is above UVLO threshold.
VDD	Supply Voltage. Provides power to the IC.

Output Logic

FAN3223 (x =A or B)					
ENx INx OUT					
0	0	0			
0	1 ⁽⁷⁾	0			
1 ⁽⁷⁾	0	1			
1 ⁽⁷⁾	1 ⁽⁷⁾	0			

FAN3224 (x =A or B)						
ENx	INx	OUTx				
0	0 ⁽⁷⁾	0				
0	1	0				
1 ⁽⁷⁾	0 ⁽⁷⁾	0				
1 ⁽⁷⁾	1	1				

FAN3225 (x =A or B)						
INx+ INx- OUTx						
0 ⁽⁷⁾	0	0				
0 ⁽⁷⁾	1 ⁽⁷⁾	0				
1	0	1				
1	1 ⁽⁷⁾	0				

Note:

7. Default input signal if no external connection is made.

Block Diagrams $V_{\underline{DD}}$ V_{DD} **§**100kΩ $\lesssim 100$ k Ω ENA 1 8 ENB **§**100kΩ INA 2 OUTA GND 3 UVLO 6 VDD **∮**100kΩ OUTB INB Ī Figure 4. FAN3223 Block Diagram ENA 1 8 ENB INA 2 OUTA <u></u> \$100kΩ UVLO 6 VDD GND 3 V_{DD_OK} INB 4 OUTB <u></u> 100kΩ

Figure 5. FAN3224 Block Diagram

Block Diagrams




Figure 6. FAN3225 Block Diagram

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	VDD to PGND	-0.3	20.0	٧
V _{EN}	ENA and ENB to GND	GND - 0.3	V _{DD} + 0.3	٧
V _{IN}	INA, INA+, INA-, INB, INB+ and INB- to GND	GND - 0.3	$V_{DD} + 0.3$	٧
V _{OUT}	OUTA and OUTB to GND	GND - 0.3	$V_{DD} + 0.3$	>
T _L	Lead Soldering Temperature (10 Seconds)		+260	ပ္
T_J	Junction Temperature	-55	+150	°C
T _{STG}	Storage Temperature	-65	+150	°C
ESD	Human Body Model, JEDEC JESD22-A114		3	kV

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	Supply Voltage Range	4.5	18.0	V
V _{EN}	Enable Voltage ENA and ENB	0	V_{DD}	V
V _{IN}	Input Voltage INA, INA+, INA-, INB, INB+ and INB-	0	V_{DD}	V
T _A	Operating Ambient Temperature	-40	+125	°C

Electrical Characteristics

Unless otherwise noted, V_{DD} =12V, T_J =-40°C to +125°C. Currents are defined as positive into the device and negative out of the device.

Symbol	Parameter Conditions		Min.	Тур.	Max.	Unit
Supply						
V_{DD}	Operating Range		4.5		18.0	V
ı	Supply Current,	All except FAN3225C		0.70	0.95	mA
I _{DD}	Inputs / EN Not Connected	FAN3225C ⁽⁸⁾		0.21	0.35	mA
V _{ON}	Turn-On Voltage	INA=ENA=VDD, INB=ENB=0V	3.4	3.9	4.5	V
V _{OFF}	Turn-Off Voltage	INA=ENA=VDD, INB=ENB=0V	3.2	3.7	4.3	V
Inputs (FA	N322xT) ⁽⁹⁾					
V _{INL_T}	INx Logic Low Threshold		0.8	1.2		V
V _{INH_T}	INx Logic High Threshold			1.6	2.0	V
I _{INx_T}	Non-inverting Input Current	IN = 0V	-1.5		1.5	μA
I _{INx_T}	Non-inverting Input Current	IN = V _{DD}	90	120	175.0	μA
I _{INx_T}	Inverting Input Current	IN = 0V	-175.0	-120	-90	μA
I _{INx_T}	Inverting Input Current	IN = V _{DD}	-1.5		1.5	μA
V _{HYS_T}	TTL Logic Hysteresis Voltage		0.4	0.7	1.0	V
Inputs (FA	N322xC) ⁽⁹⁾			u.	ul	
V _{INL_C}	INx Logic Low Threshold		30	38		%V _{DD}
V _{INH_C}	INx Logic High Threshold			55	70	%V _{DD}
I _{INx_C}	Non-Inverting Input Current	IN = 0V	-1.5		1.5	μA
I _{INx_C}	Non-Inverting Input Current	IN = V _{DD}	90	120	175	μA
I _{INx_C}	Inverting Input Current	IN = 0V	-175	-120	-90	μA
I _{INx_C}	Inverting Input Current	$IN = V_{DD}$	-1.5		1.5	μA
V_{HYS_C}	CMOS Logic Hysteresis Voltage			17		%V _{DD}
ENABLE (FAN3223C, FAN3223T, FAN3224C, FA	AN3224T)				
V _{ENL}	Enable Logic Low Threshold	EN from 5V to 0V	0.8	1.2		V
V _{ENH}	Enable Logic High Threshold	EN from 0V to 5V		1.6	2.0	V
V _{HYS_T}	TTL Logic Hysteresis Voltage ⁽¹⁰⁾			0.4	/-	V
R _{PU}	Enable Pull-up Resistance ⁽¹⁰⁾			100		kΩ
t _{D3}	EN to Output Propagation Delay (11)	0V to 5V EN, 1V/ns Slew Rate	9	17	29	ns
t _{D4}	EN to Output Propagation Delay (11)	5V to 0V EN, 1V/ns Slew Rate	9	18	31	ns

Continued on the following page...

Electrical Characteristics (Continued)


Unless otherwise noted, V_{DD} =12V, T_J =-40°C to +125°C. Currents are defined as positive into the device and negative out of the device.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Output						
I _{SINK}	OUT Current, Mid-Voltage, Sinking ⁽¹⁰⁾	OUT at V _{DD} /2, C _{LOAD} =0.22μF, f=1kHz		4.3		А
I _{SOURCE}	OUT Current, Mid-Voltage, Sourcing ⁽¹⁰⁾	OUT at V _{DD} /2, C _{LOAD} =0.22μF, f=1kHz		-2.8		Α
I _{PK_SINK}	OUT Current, Peak, Sinking ⁽¹⁰⁾	C _{LOAD} =0.22µF, f=1kHz		5		Α
I _{PK_SOURCE}	OUT Current, Peak, Sourcing ⁽¹⁰⁾	C _{LOAD} =0.22µF, f=1kHz		-5		Α
V _{OH}	High Level Output Voltage	Voh = Vdd – Vout, lout = –1mA		15	35	mV
V _{OL}	Low Level Output Voltage	Iouт = 1mA		10	25	mV
t _{RISE}	Output Rise Time ⁽¹¹⁾	C _{LOAD} =2200pF		12	20	ns
t _{FALL}	Output Fall Time ⁽¹¹⁾	C _{LOAD} =2200pF		9	17	ns
t _{D1} , t _{D2}	Output Propagation Delay, CMOS Inputs ⁽¹²⁾	0 - 12V _{IN} , 1V/ns Slew Rate	9	18	34	ns
t _{D1} , t _{D2}	Output Propagation Delay, TTL Inputs ⁽¹²⁾	0 - 5V _{IN} , 1V/ns Slew Rate	9	17	29	ns
T _{DEL.MATCH}	Propagation Matching Between Channels	INA=INB, OUTA and OUTB at 50% point		2	4	ns
I _{RVS}	Output Reverse Current Withstand (10)			500		mA

Notes:

- 8. Lower supply current due to inactive TTL circuitry.9. EN inputs have TTL thresholds; refer to the ENABLE section
- 10. Not tested in production.11. See Timing Diagrams of Figure 9 and Figure 10.
- 12. See Timing Diagrams of Figure 7 and Figure 8.


Timing Diagrams



Output $\begin{array}{c} 90\% \\ \hline \\ 10\% \\ \hline \\ Input \\ \hline \\ V_{INL} \\ \hline \\ \downarrow t_{D1} \\ \hline \\ \downarrow t_{D2} \\ \hline \\ \downarrow t_{RISE} \\ \hline \end{array}$

Figure 7. Non-Inverting (EN HIGH or Floating)

Figure 8. Inverting (EN HIGH or Floating)







Figure 9. Non-Inverting (IN HIGH)

Figure 10. Inverting (IN LOW)






Figure 11. I_{DD} (Static) vs. Supply Voltage⁽¹³⁾

Figure 12. I_{DD} (Static) vs. Supply Voltage⁽¹³⁾




Figure 13. I_{DD} (Static) vs. Supply Voltage⁽¹³⁾




Figure 14. I_{DD} (No-Load) vs. Frequency





Figure 15. I_{DD} (No-Load) vs. Frequency







Figure 16. I_{DD} (2.2nF Load) vs. Frequency








Figure 18. I_{DD} (Static) vs. Temperature⁽¹³⁾

Figure 19. I_{DD} (Static) vs. Temperature⁽¹³⁾





Figure 20. I_{DD} (Static) vs. Temperature⁽¹³⁾






Figure 21. Input Thresholds vs. Supply Voltage

Figure 22. Input Thresholds vs. Supply Voltage





Figure 23. Input Threshold % vs. Supply Voltage









Figure 25. Input Thresholds vs. Temperature

Typical characteristics are provided at 25°C and V_{DD}=12V unless otherwise noted.






Figure 26. UVLO Thresholds vs. Temperature




Figure 27. UVLO Threshold vs. Temperature




Figure 28. Propagation Delay vs. Supply Voltage

V_{DD} - SupplyVoltage (V)




Figure 29. Propagation Delay vs. Supply Voltage





Figure 30. Propagation Delay vs. Supply Voltage


Figure 31. Propagation Delay vs. Supply Voltage



30 TTL Inverting Input Propagation Delays (ns) 25 IN rise to OUT fall 20 15 IN fall to OUT rise 10 5 75 100 125 150 -50 -25 0 25 50 Temperature (°C)

Figure 32. Propagation Delays vs. Temperature

Figure 33. Propagation Delays vs. Temperature







Figure 34. Propagation Delays vs. Temperature

Figure 35. Propagation Delays vs. Temperature






Figure 36. Fall Time vs. Supply Voltage

Figure 37. Rise Time vs. Supply Voltage






Figure 38. Rise and Fall Times vs. Temperature



 $V_{DD} = 12V$ $C_{L} = 10 nF$ $t_{RISE} = 35 ns$ $V_{OUT} (5V / div)$ $t_{FALL} = 26 ns$ $V_{IN} (2V / div)$ (TTL Input) t = 50 ns / div

Figure 39. Rise/Fall Waveforms with 2.2nF Load

Figure 40. Rise/Fall Waveforms with 10nF Load







Figure 41. Quasi-Static Source Current with V_{DD}=12V⁽¹⁴⁾

Figure 42. Quasi-Static Sink Current with V_{DD}=12V⁽¹⁴⁾

Typical characteristics are provided at 25°C and V_{DD}=12V unless otherwise noted.



 I_{OUT} (2A / div) V_{OUT} (5V / div) V_{IN} (5V / div) $C_{LOAD} = 0.22 \mu F$ t = 500 ns / div

Figure 43. Quasi-Static Source Current with V_{DD} =8 $V^{(14)}$

Figure 44. Quasi-Static Sink Current with V_{DD} =8 $V^{(14)}$

Notes:

- 13. For any inverting inputs pulled low, non-inverting inputs pulled high, or outputs driven high, static I_{DD} increases by the current flowing through the corresponding pull-up/down resistor shown in the block diagram.
- 14. The initial spike in each current waveform is a measurement artifact caused by the stray inductance of the current-measurement loop.

Test Circuit




Figure 45. Quasi-Static I_{OUT} / V_{OUT} Test Circuit

Applications Information

Input Thresholds

Each member of the FAN322x driver family consists of two identical channels that may be used independently at rated current or connected in parallel to double the individual current capacity. In the FAN3223 and FAN3224, channels A and B can be enabled or disabled independently using ENA or ENB, respectively. The EN pin has TTL thresholds for parts with either CMOS or TTL input thresholds. If ENA and ENB are not connected, an internal pull-up resistor enables the driver channels by default. ENA and ENB have TTL thresholds in parts with either TTL or CMOS INx threshold. If the channel A and channel B inputs and outputs are connected in parallel to increase the driver current capacity, ENA and ENB should be connected and driven together.

The FAN322x family offers versions in either TTL or CMOS input thresholds. In the FAN322xT, the input thresholds meet industry-standard TTL-logic thresholds independent of the V_{DD} voltage, and there is a hysteresis voltage of approximately 0.4V. These levels permit the inputs to be driven from a range of input logic signal levels for which a voltage over 2V is considered logic HIGH. The driving signal for the TTL inputs should have fast rising and falling edges with a slew rate of 6V/ μ s or faster, so a rise time from 0 to 3.3V should be 550ns or less. With reduced slew rate, circuit noise could cause the driver input voltage to exceed the hysteresis voltage and retrigger the driver input, causing erratic operation.

In the FAN322xC, the logic input thresholds are dependent on the V_{DD} level and, with V_{DD} of 12V, the logic rising edge threshold is approximately 55% of V_{DD} and the input falling edge threshold is approximately 38% of V_{DD} . The CMOS input configuration offers a hysteresis voltage of approximately 17% of V_{DD} . The CMOS inputs can be used with relatively slow edges (approaching DC) if good decoupling and bypass techniques are incorporated in the system design to prevent noise from violating the input voltage hysteresis window. This allows setting precise timing intervals by fitting an R-C circuit between the controlling signal and the IN pin of the driver. The slow rising edge at the IN pin of the driver introduces a delay between the controlling signal and the OUT pin of the driver.

Static Supply Current

In the l_{DD} (static) typical performance characteristics (Figure 11 - Figure 13 and Figure 18 - Figure 20), the curve is produced with all inputs/enables floating (OUT is low) and indicates the lowest static l_{DD} current for the tested configuration. For other states, additional current flows through the $100k\Omega$ resistors on the inputs and outputs shown in the block diagram of each part (see - Figure 6). In these cases, the actual static l_{DD} current is the value obtained from the curves plus this additional current.

MillerDrive™ Gate Drive Technology

FAN322x gate drivers incorporate the MillerDrive TM architecture shown in Figure 46. For the output stage, a combination of bipolar and MOS devices provide large currents over a wide range of supply voltage and temperature variations. The bipolar devices carry the bulk of the current as OUT swings between 1/3 to 2/3 $\rm V_{\rm DD}$ and the MOS devices pull the output to the HIGH or LOW rail.

The purpose of the MillerDrive™ architecture is to speed up switching by providing high current during the Miller plateau region when the gate-drain capacitance of the MOSFET is being charged or discharged as part of the turn-on / turn-off process.

For applications that have zero voltage switching during the MOSFET turn-on or turn-off interval, the driver supplies high peak current for fast switching even though the Miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before the MOSFET is switched ON.

The output pin slew rate is determined by V_{DD} voltage and the load on the output. It is not user adjustable, but a series resistor can be added if a slower rise or fall time at the MOSFET gate is needed.




Figure 46. MillerDrive™ Output Architecture

Under-Voltage Lockout

The FAN322x start-up logic is optimized to drive ground-referenced N-channel MOSFETs with an undervoltage lockout (UVLO) function to ensure that the IC starts up in an orderly fashion. When V_{DD} is rising, yet below the 3.9V operational level, this circuit holds the output LOW, regardless of the status of the input pins. After the part is active, the supply voltage must drop 0.2V before the part shuts down. This hysteresis helps prevent chatter when low V_{DD} supply voltages have noise from the power switching. This configuration is not suitable for driving high-side P-channel MOSFETs because the low output voltage of the driver would turn the P-channel MOSFET ON with V_{DD} below 3.9V.

VDD Bypass Capacitor Guidelines

To enable this IC to turn a device ON quickly, a local high-frequency bypass capacitor C_{BYP} with low ESR and ESL should be connected between the VDD and GND pins with minimal trace length. This capacitor is in addition to bulk electrolytic capacitance of $10\mu\text{F}$ to $47\mu\text{F}$ commonly found on driver and controller bias circuits.

A typical criterion for choosing the value of C_{BYP} is to keep the ripple voltage on the V_{DD} supply to $\leq 5\%$. This is often achieved with a value ≥ 20 times the equivalent load capacitance C_{EQV} , defined here as Q_{GATE}/V_{DD} . Ceramic capacitors of $0.1\mu F$ to $1\mu F$ or larger are common choices, as are dielectrics, such as X5R and X7R with good temperature characteristics and high pulse current capability.

If circuit noise affects normal operation, the value of C_{BYP} may be increased to 50-100 times the C_{EQV} , or C_{BYP} may be split into two capacitors. One should be a larger value, based on equivalent load capacitance, and the other a smaller value, such as 1-10nF mounted closest to the VDD and GND pins to carry the higher frequency components of the current pulses. The bypass capacitor must provide the pulsed current from both of the driver channels and, if the drivers are switching simultaneously, the combined peak current sourced from the C_{BYP} would be twice as large as when a single channel is switching.

Layout and Connection Guidelines

The FAN3223-25 family of gate drivers incorporates fast-reacting input circuits, short propagation delays, and powerful output stages capable of delivering current peaks over 4A to facilitate voltage transition times from under 10ns to over 150ns. The following layout and connection guidelines are strongly recommended:

- Keep high-current output and power ground paths separate logic and enable input signals and signal ground paths. This is especially critical when dealing with TTL-level logic thresholds at driver inputs and enable pins.
- Keep the driver as close to the load as possible to minimize the length of high-current traces. This reduces the series inductance to improve highspeed switching, while reducing the loop area that can radiate EMI to the driver inputs and surrounding circuitry.
- If the inputs to a channel are not externally connected, the internal 100kΩ resistors indicated on block diagrams command a low output. In noisy environments, it may be necessary to tie inputs of an unused channel to VDD or GND using short traces to prevent noise from causing spurious output switching.
- Many high-speed power circuits can be susceptible to noise injected from their own output or other external sources, possibly causing output retriggering. These effects can be obvious if the circuit is tested in breadboard or non-optimal circuit layouts with long input, enable, or output leads. For best results, make connections to all pins as short and direct as possible.

- The FAN322x is compatible with many other industry-standard drivers. In single input parts with enable pins, there is an internal 100kΩ resistor tied to VDD to enable the driver by default; this should be considered in the PCB layout.
- The turn-on and turn-off current paths should be minimized, as discussed in the following section.

Figure 47 shows the pulsed gate drive current path when the gate driver is supplying gate charge to turn the MOSFET ON. The current is supplied from the local bypass capacitor, C_{BYP} , and flows through the driver to the MOSFET gate and to ground. To reach the high peak currents possible, the resistance and inductance in the path should be minimized. The localized C_{BYP} acts to contain the high peak current pulses within this driver-MOSFET circuit, preventing them from disturbing the sensitive analog circuitry in the PWM controller.




Figure 47. Current Path for MOSFET Turn-on

Figure 48 shows the current path when the gate driver turns the MOSFET OFF. Ideally, the driver shunts the current directly to the source of the MOSFET in a small circuit loop. For fast turn-off times, the resistance and inductance in this path should be minimized.




Figure 48. Current Path for MOSFET Turn-off

Truth Table of Logic Operation

The FAN3225 truth table indicates the operational states using the dual-input configuration. In a non-inverting driver configuration, the IN- pin should be a logic LOW signal. If the IN- pin is connected to logic HIGH, a disable function is realized, and the driver output remains LOW regardless of the state of the IN+ pin.

IN+	IN-	OUT
0	0	0
0	1	0
1	0	1
1	1	0

In the non-inverting driver configuration in Figure 49, the IN- pin is tied to ground and the input signal (PWM) is applied to IN+ pin. The IN- pin can be connected to logic HIGH to disable the driver and the output remains LOW, regardless of the state of the IN+ pin.




Figure 49. Dual-Input Driver Enabled, Non-Inverting Configuration

In the inverting driver application in Figure 50, the IN+ pin is tied HIGH. Pulling the IN+ pin to GND forces the output LOW, regardless of the state of the IN- pin.




Figure 50. Dual-Input Driver Enabled, Inverting Configuration

Operational Waveforms

At power-up, the driver output remains LOW until the V_{DD} voltage reaches the turn-on threshold. The magnitude of the OUT pulses rises with V_{DD} until steady-state V_{DD} is reached. The non-inverting operation illustrated in Figure 51 shows that the output remains LOW until the UVLO threshold is reached, then the output is in-phase with the input.




Figure 51. Non-Inverting Start-Up Waveforms

For the inverting configuration of Figure 50, start-up waveforms are shown in Figure 52. With IN+ tied to VDD and the input signal applied to IN–, the OUT pulses are inverted with respect to the input. At power-up, the inverted output remains LOW until the $V_{\rm DD}$ voltage reaches the turn-on threshold, then it follows the input with inverted phase.




Figure 52. Inverting Start-Up Waveforms

Thermal Guidelines

Gate drivers used to switch MOSFETs and IGBTs at high frequencies can dissipate significant amounts of power. It is important to determine the driver power dissipation and the resulting junction temperature in the application to ensure that the part is operating within acceptable temperature limits.

The total power dissipation in a gate driver is the sum of two components, P_{GATE} and $P_{DYNAMIC}$:

$$P_{TOTAL} = P_{GATE} + P_{DYNAMIC}$$
 (1)

Gate Driving Loss: The most significant power loss results from supplying gate current (charge per unit time) to switch the load MOSFET ON and OFF at the switching frequency. The power dissipation that results from driving a MOSFET at a specified gate-source voltage, V_{GS} , with gate charge, Q_{G} , at switching frequency, F_{SW} , is determined by:

$$P_{GATE} = Q_G \cdot V_{GS} \cdot F_{SW} \cdot n \tag{2}$$

n is the number of driver channels in use (1 or 2).

Dynamic Pre-drive / Shoot-through Current: A power loss resulting from internal current consumption under dynamic operating conditions, including pin pull-up / pull-down resistors, can be obtained using the "IDD (No-Load) vs. Frequency" graphs in Typical Performance Characteristics to determine the current I_{DYNAMIC} drawn from V_{DD} under actual operating conditions:

$$P_{DYNAMIC} = I_{DYNAMIC} \cdot V_{DD} \cdot n \tag{3}$$

Once the power dissipated in the driver is determined, the driver junction rise with respect to circuit board can be evaluated using the following thermal equation, assuming ψ_{JB} was determined for a similar thermal design (heat sinking and air flow):

$$T_{J} = P_{TOTAL} \cdot \psi_{JB} + T_{B}$$
 (4)

where:

T_J = driver junction temperature

 Ψ_{JB} = (psi) thermal characterization parameter relating temperature rise to total power dissipation

T_B = board temperature in location as defined in the Thermal Characteristics table.

To give a numerical example, if the synchronous rectifier switches in the forward converter of Figure 53 are FDMS8660S, the datasheet gives a total gate charge of 60nC at $V_{\rm GS}$ = 7V, so two devices in parallel would have 120nC gate charge. At a switching frequency of 300kHz, the total power dissipation is:

$$P_{GATE} = 120nC \cdot 7V \cdot 300kHz \cdot 2 = 0.504W$$
 (5)

$$P_{DYNAMIC} = 1.5 \text{mA} \cdot 7 \text{V} \cdot 2 = 0.021 \text{W}$$
 (6)


$$P_{TOTAL} = 0.525W \tag{7}$$

The SOIC-8 has a junction-to-board thermal characterization parameter of $\psi_{JB}=42^{\circ}\text{C/W}$. In a system application, the localized temperature around the device is a function of the layout and construction of the PCB along with airflow across the surfaces. To ensure reliable operation, the maximum junction temperature of the device must be prevented from exceeding the maximum rating of 150°C; with 80% derating, T_J would be limited to 120°C. Rearranging Equation 4 determines the board temperature required to maintain the junction temperature below 120°C:

$$T_{B,MAX} = T_J - P_{TOTAL} \cdot \psi_{JB}$$
 (8)

$$T_{B,MAX} = 120^{\circ}C - 0.525W \cdot 42^{\circ}C/W = 98^{\circ}C$$
 (9)

Typical Application Diagrams



FAN3224

DENA ENBS

Figure 53. High Current Forward Converter with Synchronous Rectification

Figure 54. Center-tapped Bridge Output with Synchronous Rectifiers




Figure 55. Secondary Controlled Full Bridge with Current Doubler Output, Synchronous Rectifiers (Simplified)


Table 1. Related Products


Туре	Part Number	Gate Drive ⁽¹⁵⁾ (Sink/Src)	Input Threshold	Logic	Package
Single 1A	FAN3111C	+1.1A / -0.9A	CMOS	Single Channel of Dual-Input/Single-Output	SOT23-5
Single 1A	FAN3111E	+1.1A / -0.9A	External ⁽¹⁶⁾	Single Non-Inverting Channel with External Reference	SOT23-5
Single 2A	FAN3100C	+2.5A / -1.8A	CMOS	Single Channel of Two-Input/One-Output	SOT23-5
Single 2A	FAN3100T	+2.5A / -1.8A	TTL	Single Channel of Two-Input/One-Output	SOT23-5
Dual 2A	FAN3216T	+2.4A / -1.6A	TTL	Dual Inverting Channels	SOIC8
Dual 2A	FAN3217T	+2.4A / -1.6A	TTL	Dual Non-Inverting Channels	SOIC8
Dual 2A	FAN3226C	+2.4A / -1.6A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8
Dual 2A	FAN3226T	+2.4A / -1.6A	TTL	Dual Inverting Channels + Dual Enable	SOIC8
Dual 2A	FAN3227C	+2.4A / -1.6A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8
Dual 2A	FAN3227T	+2.4A / -1.6A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8
Dual 2A	FAN3228C	+2.4A / -1.6A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8
Dual 2A	FAN3228T	+2.4A / -1.6A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8
Dual 2A	FAN3229C	+2.4A / -1.6A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8
Dual 2A	FAN3229T	+2.4A / -1.6A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8
Dual 2A	FAN3268T	+2.4A / -1.6A	TTL	20V Non-Inverting Channel (NMOS) and Inverting Channel (PMOS) + Dual Enables	SOIC8
Dual 2A	FAN3278T	+2.4A / -1.6A	TTL	30V Non-Inverting Channel (NMOS) and Inverting Channel (PMOS) + Dual Enables	SOIC8
Dual 4A	FAN3213T	+2.5A / -1.8A	TTL	Dual Inverting Channels	SOIC8
Dual 4A	FAN3214T	+2.5A / -1.8A	TTL	Dual Non-Inverting Channels	SOIC8
Dual 4A	FAN3223C	+4.3A / -2.8A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8
Dual 4A	FAN3223T	+4.3A / -2.8A	TTL	Dual Inverting Channels + Dual Enable	SOIC8
Dual 4A	FAN3224C	+4.3A / -2.8A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8
Dual 4A	FAN3224T	+4.3A / -2.8A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8
Dual 4A	FAN3225C	+4.3A / -2.8A	CMOS	Dual Channels of Two-Input/One-Output	SOIC8
Dual 4A	FAN3225T	+4.3A / -2.8A	TTL	Dual Channels of Two-Input/One-Output	SOIC8
Single 9A	FAN3121C	+9.7A / -7.1A	CMOS	Single Inverting Channel + Enable	SOIC8
Single 9A	FAN3121T	+9.7A / -7.1A	TTL	Single Inverting Channel + Enable	SOIC8
Single 9A	FAN3122T	+9.7A / -7.1A	CMOS	Single Non-Inverting Channel + Enable	SOIC8
Single 9A	FAN3122C	+9.7A / -7.1A	TTL	Single Non-Inverting Channel + Enable	SOIC8


Notes:

- 15. Typical currents with OUTx at 6V and V_{DD} =12V.
- 16. Thresholds proportional to an externally supplied reference voltage.

Physical Dimensions (Continued) 5.00 4.80 Α 3.81 8 6.20 4.00 5.80 3.80 4 PIN ONE **INDICATOR** 1.27 (0.33)⊕ 0.25 M C B A







NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA, ISSUE C,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X175-8M.
- E) DRAWING FILENAME: M08AREV13

Figure 56. 8-Lead SOIC

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Programmable Active Droop™

Power-SPM™

PowerTrench^e

PowerXS™

AccuPower™ F-PESTM Auto-SPM™ FRFET AX-CAPTM* Build it Now™ CorePLUS™ CorePOWER™ GmaxTM GTO** CROSSVOLT" CTL™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK® EfficientMax** ESBC™ B F Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST®

Global Power Resourcesu Green FPS™ Green FPS™ e-Series™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET** MicroPak™ MicroPak2™ MillerDrive™ MotionMa×™ Motion-SPM™ mWSaver™ OptoHiT™

OFFI QSTM Quiet Series™ RapidConfigure™ Saving our world, 1mWWWkW at a time™ SignalWise™ SmartMax™ SMART START™ SPM® STEALTH™ SuperFET® SuperSOT*43 SuperSOT™-6 SuperSOT™-8 OPTOLOGIC® SupreMOS⁶ OPTOPLANAR® SyncFET* Sync-Lock™ SYSTEM ®. PDP SPM™

The Power Franchise[®] The Right Technology for Your Success™

p wer TinyBoost™

TinyBuck™ TinyCalc™ TinyLogic® TINYOPTO" TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™ TRUECURRENT®* μSerDes™

 $\mu_{\scriptscriptstyle{\mathsf{Ser}}}$ UHC Ultra FRFETT UniFET** VCXTM VisualMax™ XS™

DISCLAIMER

FastvCore™

FETBench™

FlashWriter®

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy, Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources, Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 153

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.