

# FAN6921MR

# Integrated Critical Mode PFC and Quasi-Resonant Current Mode PWM Controller

# Features

SEMICONDUCTOR

- Integrated PFC and Flyback Controller
- Critical Mode PFC Controller
- Zero-Current Detection for PFC Stage
- Quasi-Resonant Operation for PWM Stage
- Internal Minimum t<sub>OFF</sub> 8µs for QR PWM Stage
- Internal 10ms Soft-Start for PWM
- Brownout Protection
- High / Low Line Over-Power Compensation
- Auto-Recovery Over-Current Protection
- Auto-Recovery Open-Loop Protection
- Externally Latch Triggering (RT Pin)
- Adjustable Over-Temperature Latched (RT Pin)
- VDD Pin and Output Voltage OVP (Latched)
- Internal Over-Temperature Shutdown (140°C)

# Applications

- AC/DC NB Adapters
- Open-Frame SMPS
- Battery Charger

# Description

The highly integrated FAN6921MR combines Power Factor Correction (PFC) controller and Quasi-Resonant PWM controller. Integration provides cost effect design and allows for fewer external components.

For PFC, FAN6921MR uses a controlled on-time technique to provide a regulated DC output voltage and to perform natural power factor correction. With an innovative THD optimizer, FAN6921MR can reduce input current distortion at zero-crossing duration to improve THD performance.

For PWM, FAN6921MR provides several functions to enhance the power system performance: valley detection, green-mode operation, high / low line over power compensation. FAN6921MR provides many protection functions as well: secondary-side open-loop and over-current with auto recovery protection, external latch triggering, adjustable over-temperature protection by RT pin and external NTC resistor, internal over-temperature shutdown,  $V_{DD}$  pin OVP, and DET pin over-voltage for output OVP, and brown-in / out for AC input voltage UVP.

The FAN6921MR controller is available in a 16-pin small outline package (SOP).

# **Ordering Information**

Part Number	OLP Mode	Operating Temperature Range	Package	Packing Method
FAN6921MRMY	Recovery	-40°C to +105°C	16-Pin Small Outline Package (SOP)	Tape & Reel







# FAN6921MR — Integrated Critical Mode PFC and Quasi-Resonant Flyback PWM Controller

# Pin Definitions (Continued)

Pin #	Name	Description
6	OPFC	Totem-pole driver output to drive the external power MOSFET. The clamped gate output voltage is 15.5V.
7	VDD	Power supply. The threshold voltage for startup and turn-off is 18V and 7.5V, respectively. The startup current is less than 30µA and the operating current is lower than 10mA.
8	OPWM	Totem-pole output generates the PWM signal to drive the external power MOSFET. The clamped gate output voltage is 17.5V.
9	GND	The power ground and signal ground.
10	DET	<ul> <li>This pin is connected to an auxiliary winding of the PWM transformer through a resistor divider for the following purposes:</li> <li>Producing an offset voltage to compensate the threshold voltage of PWM current limit for providing over-power compensation. The offset is generated in accordance with the input voltage when PWM switch is on.</li> <li>Detecting the valley voltage signal of drain voltage of the PWM switch to achieve the valley voltage switching and minimize the switching loss on PWM switch.</li> <li>Providing output over-voltage protection. A voltage comparator is built-in to the DET pin. The DET pin detects the flat voltage through a voltage divider paralleled with auxiliary winding. This flat voltage is reflected to the secondary winding during PWM inductor discharge time. If output OVP and this flat voltage is higher than 2.5V, the controller enters latch mode and stops all PFC and PWM switching operation.</li> </ul>
11	FB	Feedback voltage pin. This pin is used to receive output voltage level signal to determine PWM gate duty for regulating output voltage. The FB pin voltage can also activate open-loop, over-load protection, and output-short circuit protection if the FB pin voltage is higher than a threshold of around 4.2V for more than 50ms. The input impedance of this pin is a 5kQequivalent resistance. A 1/3 attenuator is connected between the FB pin and the input of the CSPWM/FB comparator.
12	RT	Adjustable over-temperature protection and external latch triggering. A constant current is flowed out of the RT pin. When RT pin voltage is lower than 0.8V (typical), latch mode protection is activated and stops all PFC and PWM switching operation until the AC plug is removed.
13	VIN	Line-voltage detection for brown-in / out protections. This pin can receive the AC input voltage level through a voltage divider. The voltage level of the VIN pin is not only used to control RANGE pin's status, but it can also perform brown-in / out protection for AC input voltage UVP.
14	ZCD	Zero-current detection for the PFC stage. This pin is connected to an auxiliary winding coupled to PFC inductor winding to detect the ZCD voltage signal once the PFC inductor current discharges to zero. When the ZCD voltage signal is detected, the controller starts a new PFC switching cycle. When the ZCD pin voltage is pulled to under 0.2V (typical), it disables the PFC stage and the controller stops PFC switching. This can be realized with an external circuit if disabling the PFC stage is desired.
15	NC	No connection
16	ΗV	High-voltage startup. HV pin is connected to the AC line voltage through a resistor (100k $\Omega$ typical) for providing a high charging current to V <sub>DD</sub> capacitor.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
$V_{DD}$	DC Supply Voltage		30	V
V <sub>HV</sub>	HV		500	V
V <sub>H</sub>	OPFC, OPWM	-0.3	25.0	V
VL	Others (INV, COMP, CSPFC, DET, FB, CSPWM, RT)	-0.3	7.0	V
V <sub>ZCD</sub>	Input Voltage to ZCD Pin	-0.3	12.0	V
PD	Power Dissipation		800	mW
heta ja	Thermal Resistance (Junction-to-Air)		104	°C/W
heta JC	Thermal Resistance (Junction-to-Case)		41	°C/W
TJ	Operating Junction Temperature	-40	+150	°C
T <sub>STG</sub>	Storage Temperature Range	-55	+150	°C
TL	Lead Temperature (Soldering 10 Seconds)		+260	°C
ESD	Human Body Model, JESD22-A114 (All Pins Except HV Pin) <sup>(3)</sup>		4500	V
ESD	Charged Device Model, JESD22-C101 (All Pins Except HV Pin) <sup>(3)</sup>		1250	v

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

2. All voltage values, except differential voltages, are given with respect to GND pin.

3. All pins including HV pin: CDM=750V, HBM 1000V.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
T <sub>A</sub>	Operating Ambient Temperature	-40	+105	°C

# **Electrical Characteristics**

$V_{DD}$ =15V, T <sub>A</sub> =-40°C~105°C (T <sub>A</sub> =T <sub>J</sub> ), unless otherwise specifie	ed.
	<i>.</i>

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>DD</sub> Section		1	•	_		
V <sub>OP</sub>	Continuously Operating Voltage				25	V
$V_{DD-ON}$	Turn-On Threshold Voltage		16.5	18.0	19.5	V
V <sub>DD-PWM-OFF</sub>	PWM Off Threshold Voltage		9	10	11	V
$V_{\text{DD-OFF}}$	Turn-Off Threshold Voltage		6.5	7.5	8.5	V
I <sub>DD-ST</sub>	Startup Current	V <sub>DD</sub> =V <sub>DD-ON</sub> - 0.16V, Gate Open		20	30	μA
I <sub>DD-OP</sub>	Operating Current	V <sub>DD</sub> =15V, OPFC, OPWM=100kHz, C <sub>L-PFC</sub> , C <sub>L-PWM</sub> =2nF			10	mA
I <sub>DD-GREEN</sub>	Green-Mode Operating Supply Current (Average)	V <sub>DD</sub> =15V, OPWM=450Hz, C <sub>L-PWM</sub> =2nF		5.5		mA
IDD-PWM-OFF	Operating Current at PWM-Off Phase	V <sub>DD</sub> =V <sub>DD-PWM-OFF</sub> - 0.5V	70	120	170	μA
V <sub>DD-OVP</sub>	V <sub>DD</sub> Over-Voltage Protection (Latch-Off)		26.5	27.5	28.5	V
t <sub>vdd-ovp</sub>	V <sub>DD</sub> OVP Debounce Time		100	150	200	μs
I <sub>DD-LATCH</sub>	V <sub>DD</sub> Over-Voltage Protection Latch-Up Holding Current	V <sub>DD</sub> =7.5V		120		μA
HV Startup C	Current Source Section					
$V_{\text{HV-MIN}}$	Minimum Startup Voltage on HV Pin				50	V
I <sub>HV</sub>	Supply Current Drawn from HV Pin	V <sub>AC</sub> =90V (V <sub>DC</sub> =120V), V <sub>DD</sub> =0V	1.3			mA
ΨV		HV=500V, V <sub>DD</sub> = V <sub>DD-OFF</sub> +1V		1		μA
VIN and RAN	GE Section					
$V_{\text{VIN-UVP}}$	Threshold Voltage for AC Input Under-Voltage Protection		0.95	1.00	1.05	V
$V_{\text{VIN-RE-UVP}}$	Under-Voltage Protection Reset Voltage (for Startup)		V <sub>VIN-UVP</sub> +0.25V	V <sub>VIN-UVP</sub> +0.30V	V <sub>VIN-UVP</sub> +0.35V	V
t <sub>vin-uvp</sub>	Under-Voltage Protection Debounce Time (No Need at Startup and Hiccup Mode)		70	100	130	ms
$V_{VIN-RANGE-H}$	High V <sub>VIN</sub> Threshold for RANGE Comparator		2.40	2.45	2.50	V
V <sub>VIN-RANGE-L</sub>	Low V <sub>VIN</sub> Threshold for RANGE Comparator		2.05	2.10	2.15	v
t <sub>RANGE</sub>	Range-Enable/ Disable Debounce Time		70	100	130	ms
V <sub>RANGE-OL</sub>	Output Low Voltage of RANGE Pin	I <sub>0</sub> =1mA			0.5	V
I <sub>RANGE-OH</sub>	Output High Leakage Current of RANGE Pin	RANGE=5V			50	nA
t <sub>ON-MAX-PFC</sub>	PFC Maximum On Time	R <sub>MOT</sub> =24kΩ	22	25	28	μs

 $V_{\text{DD}}\text{=}15V,$   $T_{\text{A}}\text{=}\text{-}40^{\circ}\text{C}$  ~105°C ( $T_{\text{A}}\text{=}T_{\text{J}}\text{)},$  unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
PFC Stage			•	•		
Voltage Erro	r Amplifier Section					
Gm	Transconductance <sup>(4)</sup>		100	125	150	µmho
$V_{REF}$	Feedback Comparator Reference Voltage		2.465	2.500	2.535	V
M	Clamp High Ecodback Voltage	RANGE=Open	2.70	2.75	2.80	v
V <sub>INV-H</sub>	Clamp High Feedback Voltage	RANGE=Ground	2.60	2.65	2.70	v
Vratio	Clamp High Output Voltage Ratio <sup>(4)</sup>	V <sub>INVH</sub> / V <sub>REF</sub> , RANGE=Open	1.06		1.14	V/V
V RATIO	Clamp high Output Voltage Ratio	V <sub>INVH</sub> / V <sub>REF</sub> , RANGE=Ground	1.04		1.08	V/V
V <sub>INV-L</sub>	Clamp Low Feedback Voltage		2.25	2.35	2.45	V
V <sub>INV-OVP</sub>	Over-Voltage Protection for INV	RANGE=Open		2.90	2.95	v
V INV-OVP	Input	RANGE=Ground		2.75	2.80	v
t <sub>INV-OVP</sub>	Over-Voltage Protection Debounce Time		50	70	90	μs
V <sub>INV-UVP</sub>	Under-Voltage Protection for INV Input		0.35	0.45	0.55	v
t <sub>INV-UVP</sub>	Under-Voltage Protection Debounce Time		50	70	90	μs
V <sub>INV-BO</sub>	PWM and PFC Off Threshold for Brownout Protection		1.15	1.20	1.25	V
V <sub>COMP-BO</sub>	Limited Voltage on COMP Pin for Brownout Protection		1.55	1.60	1.65	v
V <sub>COMP</sub>	Comparator Output High Voltage		4.8		6.0	V
V <sub>oz</sub>	Zero Duty Cycle Voltage on COMP Pin		1.10	1.25	1.40	v
	Comparator Output Source	$V_{INV}$ =2.3V, $V_{COMP}$ =1.5V	15	30	45	μA
	Current	V <sub>INV</sub> =1.5V	0.50	0.75	1.00	mA
I <sub>COMP</sub>	Comparator Output Sink Current	RANGE=Open, V <sub>INV</sub> =2.75V, V <sub>COMP</sub> =5V	20	30	40	μA
	Comparator Output Sink Current	RANGE=Ground, V <sub>INV</sub> =2.65V, V <sub>COMP</sub> =5V	20	30	40	
PFC Current	Sense Section					
V <sub>CSPFC</sub>	Threshold Voltage for Peak Current Cycle-by-Cycle Limit	V <sub>COMP</sub> =5V		0.82		V
t <sub>PD</sub>	Propagation Delay			110	200	ns
t <sub>BNK</sub>	Leading-Edge Blanking Time		110	180	250	ns
Av	CSPFC Compensation Ratio for THD		0.90	0.95	1.00	V/V

4	FAN6921
ts	Σ
	עק
	 In
	ieg
	rat
	ed C
	ritic
	all
	Mode
	P
	FC
	an
	ld Qu
	Jasi-
	Re
	sona
	Int F
	5921MR — Integrated Critical Mode PFC and Quasi-Resonant Flybacl
е	ck P
	ž
	VM Controller
	ont
	ro
	ller

 $V_{DD}$ =15V, T<sub>A</sub>=-40°C ~105°C (T<sub>A</sub>=T<sub>J</sub>), unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
PFC Output Section							
Vz	PFC Gate Output Clamping Voltage	V <sub>DD</sub> = 25V	14.0	15.5	17.0	V	
V <sub>OL</sub>	PFC Gate Output Voltage Low	V <sub>DD</sub> =15V, I <sub>O</sub> =100mA			1.5	V	
V <sub>OH</sub>	PFC Gate Output Voltage High	V <sub>DD</sub> =15V, I <sub>O</sub> =100mA	8			V	
t <sub>R</sub>	PFC Gate Output Rising Time	V <sub>DD</sub> =12V, C <sub>L</sub> =3nF, 20~80%	30	65	100	ns	
t <sub>F</sub>	PFC Gate Output Falling Time	V <sub>DD</sub> =12V, C <sub>L</sub> =3nF, 80~20%	30	50	70	ns	
PFC Zero Cu	Irrent Detection Section					•	
V <sub>ZCD</sub>	Input Threshold Voltage Rising Edge	V <sub>ZCD</sub> Increasing	1.9	2.1	2.3	V	
V <sub>ZCD-HYST</sub>	Threshold Voltage Hysteresis	V <sub>ZCD</sub> Decreasing	0.25	0.35	0.45	V	
V <sub>ZCD-HIGH</sub>	Upper Clamp Voltage	I <sub>ZCD</sub> =3mA	8	10		V	
V <sub>ZCD-LOW</sub>	Lower Clamp Voltage		0.4	0.65	0.9	V	
V <sub>ZCD-SSC</sub>	Starting Source Current Threshold Voltage		1.3	1.4	1.5	V	
t <sub>DELAY</sub>	Maximum Delay from ZCD to Output Turn-On	V <sub>COMP</sub> =5V, f <sub>S</sub> =60kHz	100		200	ns	
t <sub>restart-pfc</sub>	Restart Time		300	500	700	μs	
t <sub>INHIB</sub>	Inhibit Time (Maximum Switching Frequency Limit)	V <sub>COMP</sub> =5V	1.5	2.5	3.5	μs	
V <sub>ZCD-DIS</sub>	PFC Enable/ Disable Function Threshold Voltage		0.15	0.2	0.25	V	
t <sub>ZCD-DIS</sub>	PFC Enable/ Disable Function Debounce Time	V <sub>ZCD</sub> =100mV	100	150	200	μs	

 $V_{\text{DD}}\text{=}15V,$   $T_{\text{A}}\text{=}\text{-}40^{\circ}\text{C}$  ~105°C ( $T_{\text{A}}\text{=}T_{\text{J}}\text{)},$  unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
PWM STAG	E					
Feedback In	out Section					
A <sub>V</sub>	Input-Voltage to Current Sense Attenuation <sup>(4)</sup>	$A_V = \Delta V_{CSPWM} / \Delta V_{FB},$ 0 <v<sub>CSPWM&lt;0.9</v<sub>	1/2.75	1/3.00	1/3.25	V/V
$Z_{FB}$	Input Impedance <sup>(4)</sup>	FB>V <sub>G</sub>	3	5	7	kΩ
I <sub>OZ</sub>	Bias Current	FB=V <sub>OZ</sub>		1.2	2.0	mA
V <sub>OZ</sub>	Zero Duty-cycle Input Voltage		0.7	0.9	1.1	V
$V_{\text{FB-OLP}}$	Open-Loop Protection Threshold Voltage		3.9	4.2	4.5	V
t <sub>FB-OLP</sub>	The Debounce Time for Open Loop Protection		40	50	60	ms
t <sub>FB-SS</sub>	Internal Soft-Start Time <sup>(4)</sup>	V <sub>FB</sub> =0V~3.6V	8.5	9.5	10.5	ms
DET Pin OVF	and Valley Detection Section					
V <sub>DET-OVP</sub>	Comparator Reference Voltage		2.45	2.50	2.55	V
Av	Open-Loop Gain <sup>(4)</sup>			60		dB
BW	Gain Bandwidth <sup>(4)</sup>			1		MHz
t <sub>DET-OVP</sub>	Output OVP(Latched) Debounce Time		100	150	200	μs
IDET-SOURCE	Maximum Source Current	V <sub>DET</sub> =0V			1	mA
VDET-HIGH	Upper Clamp Voltage	I <sub>DET</sub> =-1mA			5	V
V <sub>DET-LOW</sub>	Lower Clamp Voltage	I <sub>DET</sub> =1mA	0.5	0.7	0.9	V
tvalley-delay	Delay Time from Valley Signal Detected to Output Turn-on <sup>(4)</sup>		150	200	250	ns
toff-bnk	Leading-Edge Blanking Time for DET-OVP (2.5V) and Valley Signal when PWM MOS Turns Off <sup>(4)</sup>		3	4	5	μs
t <sub>TIME-OUT</sub>	Time-Out After toFF-MIN		8	9	10	μs
PWM Oscilla	tor Section					
t <sub>on-max-pwm</sub>	Maximum On Time		38	45	52	μs
	Minimum Off Time	$V_{FB} \geqq V_N$ , $T_A$ =25°C	7	8	9	
t <sub>OFF-MIN</sub>	Minimum On Time	V <sub>FB</sub> =V <sub>G</sub>	32	37	42	μs
V <sub>N</sub>	Beginning of Green-On Mode at FB Voltage Level		1.95	2.10	2.25	V
$V_{G}$	Beginning of Green-Off Mode at FB Voltage Level		1.00	1.15	1.30	V
$\Delta V_{G}$	Hysteresis for Beginning of Green-Off Mode at FB Voltage Level			0.1		v

 $V_{DD}$ =15V,  $T_A$ =-40°C~105°C ( $T_A$ = $T_J$ ), unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>CTL-PFC-OFF</sub>	Threshold Voltage on FB Pin for PFC Enable → Disable	RANGE Pin Internally Open	1.70	1.75	1.80	v
V CTL-PFC-OFF		RANGE Pin Internally Ground	1.60	1.65	1.70	V
M	Threshold Voltage on FB Pin for	RANGE Pin Internally Open	1.85	1.90	1.95	v
V <sub>CTL-PFC-ON</sub>	PFC Disable → Enable	RANGE Pin Internally Ground	1.70	1.75	1.80	v
t <sub>PFC-OFF</sub>	PFC Disable Debounce Time	PFC Enable → Disable	400	500	600	ms
t <sub>PFC-ON</sub>	PFC Enable Debounce Time	PFC Disable → Enable	2.0	2.5	3.0	ms
		$V_{FB}\!<\!V_G$	1.85	2.25	2.65	ms
t <sub>STARTER-PWM</sub>	Start Timer (Time-Out Timer)	$V_{FB} > V_{FB-OLP}$	22	28	34	μs
PWM Output	Section					
VCLAMP	PWM Gate Output Clamping Voltage	V <sub>DD</sub> =25V	16.0	17.5	19.0	V
V <sub>OL</sub>	PWM Gate Output Voltage Low	V <sub>DD</sub> =15V, I <sub>O</sub> =100mA			1.5	V
V <sub>OH</sub>	PWM Gate Output Voltage High	$V_{DD}$ =15V, I <sub>O</sub> =100mA	8			V
t <sub>R</sub>	PWM Gate Output Rising Time	C <sub>L</sub> =3nF, V <sub>DD</sub> =12V, 20~80%		80	110	ns
t <sub>F</sub>	PWM Gate Output Falling Time	C <sub>L</sub> =3nF, V <sub>DD</sub> =12V, 20~80%		40	70	ns
Current Sens	se Section					
t <sub>PD</sub>	Delay to Output			150	200	ns
		$I_{DET}$ < 75 $\mu$ A, T <sub>A</sub> =25°C	0.81	0.84	0.87	
V <sub>LIMIT</sub>	The Limit Voltage on CSPWM Pin for Over Power	I <sub>DET</sub> =185μΑ, Τ <sub>A</sub> =25°C	0.69	0.72	0.75	
V LIMI I	Compensation	$I_{DET}$ =350µA, $T_A$ =25°C	0.55	0.58	0.61	v
		I <sub>DET</sub> =550μΑ, Τ <sub>Α</sub> =25°C	0.37	0.40	0.43	
V <sub>SLOPE</sub>	Slope Compensation <sup>(4)</sup>	t <sub>oN</sub> =45µs, RANGE=Open	0.25	0.30	0.35	V
		t <sub>on</sub> =0µs	0.05	0.10	0.15	
t <sub>ол-вик</sub>	Leading-Edge Blanking Time			300		ns
V <sub>CS-FLOATING</sub>	CSPWM Pin Floating V <sub>CSPWM</sub> Clamped High Voltage	CSPWM Pin Floating	4.5		5.0	V
t <sub>CS-H</sub>	The Delay Time once CSPWM Pin Floating	CSPWM Pin Floating		150		μs

		•			
Symbol	Parameter	Conditions	Min.	Тур.	Max.
RT Pin Over-	Temperature Protection Section		•		
T <sub>OTP</sub>	Internal Threshold Temperature for OTP <sup>(4)</sup>		125	140	155
T <sub>OTP-HYST</sub>	Hysteresis Temperature for Internal OTP <sup>(4)</sup>			30	
I <sub>RT</sub>	Internal Source Current of RT Pin		90	100	110
$V_{\text{RT-LATCH}}$	Latch-Mode Triggering Voltage		0.75	0.80	0.85
V <sub>RT-RE-LATCH</sub>	Latch-Mode Release Voltage		V <sub>RT-LATCH</sub> +0.15	V <sub>RT-LATCH</sub> +0.20	V <sub>RT-LATCH</sub> +0.25
V <sub>RT-OTP-LEVEL</sub>	Threshold Voltage for Two-level Debounce Time		0.45	0.50	0.55
t <sub>RT-ОТР-Н</sub>	Debounce Time for OTP			10	

VRT<VRT-OTP-LEVEL

70

110

150

 $V_{DD}$ =15V,  $T_A$ =-40°C~105°C ( $T_A$ = $T_J$ ), unless otherwise specified.

Debounce Time for Externally

Note:

t<sub>RT-OTP-L</sub>

4. Guaranteed by design.

Triggering

Units

°C

°C

μA V

V

V

ms

μs

# **Typical Performance Characteristics**

These characteristic graphs are normalized at  $T_A=25^{\circ}C$ .



Figure 5. Turn-On Threshold Voltage



Figure 7. Turn-Off Threshold Voltage



Figure 9. Startup Current



Figure 11. PFC Output Feedback Reference Voltage



Figure 6. PWM Off Threshold Voltage



Figure 8. V<sub>DD</sub> Over-Voltage Protection Threshold



# Figure 10. Operating Current





# Typical Performance Characteristics (Continued)

These characteristic graphs are normalized at  $T_A=25^{\circ}C$ .







#### Figure 15. PWM Gate Output Clamping Voltage







Figure 19. PWM Minimum Off-Time for  $V_{FB} > V_N$ 



Figure 14. PFC Peak Current Limit Voltage



Figure 16. PWM Maximum On-Time









# Typical Performance Characteristics (Continued)

These characteristic graphs are normalized at  $T_A=25^{\circ}C$ .



Figure 21. Lower Clamp Voltage of DET Pin



#### Figure 23. Internal Source Current of RT Pin



Figure 22. Reference Voltage for Output Over-Voltage Protection of DET Pin



Figure 24. Over Temperature Protection Threshold Voltage of RT Pin

# **Functional Description**

#### **PFC Stage**

#### Multi-Vector Error Amplifier and THD Optimizer

For better dynamic performance, faster transient response, and precise clamping on PFC output, FAN6921MR uses a trans-conductance type amplifier with proprietary innovative multi-vector error amplifier. The schematic diagram of this amplifier is shown in Figure 25. The PFC output voltage is detected from the INV pin by an external resistor divider circuit that consists of  $R_1$  and  $R_2$ . When PFC output variation voltage reaches 6% over or under the reference voltage 2.5V, the multi-vector error amplifier adjusts its output sink or source current to increase the loop response to simplify the compensated circuit.



Figure 25. Multi-Vector Error Amplifier

The feedback voltage signal on the INV pin is compared with reference voltage 2.5V, which makes the error amplifier source or sink current to charge or discharge its output capacitor C<sub>COMP</sub>. The COMP voltage is compared with the internally generated sawtooth waveform to determine the on-time of PFC gate. Normally, with lower feedback loop bandwidth, the variation of the PFC gate on-time should be very small and almost constant within one input AC cycle. However, the power factor correction circuit operating at light load condition has a defect, zero crossing distortion; which distorts input current and makes the system's Total Harmonic Distortion (THD) worse. To improve the result of THD at light load condition, especially at high input voltage, an innovative THD Optimizer is inserted by sampling the voltage across the current-sense resistor. This sampling voltage on current-sense resistor is added into the sawtooth waveform to modulate the on-time of PFC gate, so it is not constant on-time within a half AC cycle. The method of operation block between THD Optimizer and PWM are shown in Figure 26. After THD Optimizer processes, around the valley of AC input voltage, the compensated on-time becomes wider than the original. The PFC ontime, which is around the peak voltage, is narrowed by the THD Optimizer. The timing sequences of the PFC MOS and the shape of the inductor current are shown in Figure 27. Figure 28 shows the difference between calculated fixed on-time mechanism and fixed on-time with THD Optimizer during a half AC cycle.







Figure 27. Operation Waveforms of Fixed On-Time with and without THD Optimizer





#### **RANGE Pin**

A built-in low voltage MOSFET can be turned on or off according to  $V_{VIN}$  voltage level. The drain pin of this internal MOSFET is connected to the RANGE pin. Figure 29 shows the status curve of  $V_{VIN}$  voltage level and RANGE impedance (open or ground).



#### Figure 29. Hysteresis Behavior between RANGE Pin and VIN Pin Voltage

#### Zero Current Detection (ZCD Pin)

Figure 30 shows the internal block of zero-current detection. The detection function is performed by sensing the information on an auxiliary winding of the PFC inductor. Referring to Figure 31, when PFC MOS is off, the stored energy of the PFC inductor starts to release to the output load. Then the drain voltage of PFC MOS starts to decrease since the PFC inductor resonates with parasitic capacitance. Once the ZCD pin voltage is lower than the triggering voltage (1.75V typical), the PFC gate signal is sent again to start a new switching cycle.

If PFC operation needs to be shut down due to abnormal condition, it is suggested to pull the ZCD pin LOW, voltage under 0.2V (typical), to activate the PFC disable function to stop PFC switching operation.

For preventing excessive high switching frequency at light load, a built-in inhibit timer is used to limit the minimum  $t_{OFF}$  time. Even if the ZCD signal has been detected, the PFC gate signal still would not be sent during the inhibit time (2.5µs typical).



Figure 31. Operation Waveforms of PFC Zero-Current Detection

#### **Protection for PFC Stage**

#### PFC Output Voltage UVP and OVP (INV Pin)

FAN6921MR provides several kinds of protection for PFC stage. PFC output over- and under-voltage are essential for PFC stage. Both are detected and determined by INV pin voltage, as shown in Figure 32. When INV pin voltage is over 2.75V or under 0.45V, due to overshoot or abnormal conditions and lasts for a debounce time around 70µs, the OVP or UVP circuit is activated to stop PFC switching operation immediately.

The INV pin is not only used to receive and regulate PFC output voltage, but can also perform PFC output OVP/ UVP protection. For failure-mode test, this pin can shut down PFC switching if pin floating occurs,









#### PFC Peak Current Limiting (CSPFC pin)

During PFC stage switching operation, the PFC switch current is detected by current-sense resistor on the CSPFC pin and the detected voltage on this resistor is delivered to input terminal of a comparator and compared with a threshold voltage 0.82V (typical). Once the CSPFC pin voltage is higher than the threshold voltage, PFC gate is turned off immediately.

The PFC peak switching current is adjustable by the current-sense resistor. Figure 33 shows the measured waveform of PFC gate and CSPFC pin voltage.





#### **Brown-In / Out Protection (VIN Pin)**

With AC voltage detection, FAN6921MR can perform brown-in/ out protection (AC voltage UVP). Figure 34 shows the key operation waveforms of brown-in / out protection. Both use the VIN pin to detect AC input voltage level and the VIN pin is connected to AC input by a resistor divider (refer to Figure 1): therefore, the V<sub>VIN</sub> voltage is proportional to the AC input voltage. When the AC voltage drops, and V<sub>VIN</sub> voltage is lower than 1V for 100ms, the UVP protection is activated and the COMP pin voltage is clamped to around 1.6V. Because PFC gate duty is determined by comparing sawtooth waveform and COMP pin voltage, lower COMP voltage results in narrow PFC on-time, so that the energy converged is limited and the PFC output voltage decreases. When INV pin is lower than 1.2V, FAN6921MR stops all PFC and PWM switching operation immediately until V<sub>DD</sub> voltage drops to turn-off voltage then raises to turn-on voltage again (UVLO).

When the brownout protection is activated, all switching operation is turned off,  $V_{\text{DD}}$  voltage enters hiccup mode up and down continuously. Until  $V_{\text{VIN}}$  voltage is higher than 1.3V (typical) and  $V_{\text{DD}}$  reaches turn-on voltage again, the PWM and PFC gate is sent out.

The measured waveforms of brown-in / out protection are shown in Figure 35.



Figure 34. Operation Waveforms of Brown-In/ Out Protection



Figure 35. Measured Waveform of Brown-In/ Out Protection (Adapter Application)

18

#### **PWM Stage**

#### HV Startup and Operating Current (HV Pin)

The HV pin is connected to AC line through a resistor (refer to Figure 1). With a built-in high-voltage startup circuit, when AC voltage is applied to power system, FAN6921MR provides a high current to charge external  $V_{DD}$  capacitor to speed up controller's startup time and build up normal rated output voltage within three seconds. To save power consumption, after  $V_{DD}$  voltage exceeds turn-on voltage and enters normal operation; this high voltage startup circuit is shut down to avoid power loss from startup resistor.

Figure 36 shows the characteristic curve of V<sub>DD</sub> voltage and operating current I<sub>DD</sub>. When V<sub>DD</sub> voltage is lower than V<sub>DD-PWM-OFF</sub>, FAN6921MR stops all switching operation and turns off some internal unnecessary circuit to reduce operating current. By doing so, the period from V<sub>DD-PWM-OFF</sub> to V<sub>DD-OFF</sub> can be extended and the hiccup mode frequency can be decreased to reduce the input power in case of output short circuit. Figure 37 shows the typical waveforms of V<sub>DD</sub> voltage and gate signal at hiccup mode operation.



Figure 37. Typical Waveform of V<sub>DD</sub> Voltage and Gate Signal at Hiccup Mode Operation

# Green-Mode Operation and PFC-ON / OFF Control (FB Pin)

Green mode mechanism is used to further reduce power loss in the system (e.g. switching loss). It uses an off-time modulation technique to regulate switching frequency according to FB pin voltage. When output loading is decreased, FB voltage becomes lower due to secondary feedback movement and the  $t_{OFF-MIN}$  is extended. After  $t_{OFF-MIN}$  (determined by FB voltage), the internal valley detection circuit is activated to detect the valley on the drain voltage of the PWM switch. When the valley signal is detected, FAN6921MR outputs PWM gate signal to turn on the switch and begin a new switching cycle.

With green mode operation and valley detection, at light load condition; power system can perform extended valley switching at DCM operation and can further reduce switching loss for getting better conversion efficiency. The FB pin voltage versus  $t_{OFF-MIN}$  time characteristic curve is shown in Figure 38. As Figure 38 shows, FAN6921MR can narrow down to 2.25ms  $t_{OFF}$  time, which is around 440Hz switching frequency.

Referring to Figure 1 and Figure 2, FB pin voltage is not only used to receive secondary feedback signal to determine gate on-time, but also determines PFC stage on or off status. At no-load or light-load conditions, if PFC stage is set to be off; that can reduce power consumption from PFC stage switching device and increase conversion efficiency. When output loading is decreased, the FB pin voltage becomes lower and, therefore, the FAN6921MR can detect the output loading level according

to the FB pin voltage to control the on / off status of the PFC part.



#### Figure 38. V<sub>FB</sub> Voltage vs. t<sub>OFF-MIN</sub> Time Characteristic Curve

#### Valley Detection (DET Pin)

When FAN6921MR operates in green mode, toFF-MIN time is determined by the green mode circuit according to FB pin voltage level. After toFF-MIN time, the internal valley detection circuit is activated. During the tOFF time of PWM switch, when transformer inductor current discharges to zero, the transformer inductor and parasitic capacitor of PWM switch start to resonate concurrently. When the drain voltage on the PWM switch falls, the voltage across on auxiliary winding VAUX also decreases since auxiliary winding is coupled to primary winding. Once the V<sub>AUX</sub> voltage resonates and falls to negative, V<sub>DET</sub> voltage is clamped by the DET pin (refer to Figure 39) and FAN6921MR is forced to flow out a current IDET. FAN6921MR reflects and compares this I<sub>DET</sub> current. If this source current rises to a threshold current, PWM gate signal is sent out after a fixed delay time (200ns typical).



#### High / Low Line Over-Power Compensation (DET Pin)

Generally, when the power switch turns off, there is a delay time from gate signal falling edge to power switch off. This delay is produced by an internal propagation delay of the controller and the turn-off delay time of PWM switch due to gate resistor and gate-source capacitor CISS of PWM switch. At different AC input voltage, this delay time produces different maximum output power under the same PWM current limit level. Higher input voltage generates higher maximum output power since applied voltage on primary winding is higher and causes higher rising slope inductor current. It results in higher peak inductor current at the same delay time. Furthermore, under the same output wattage, the peak switching current at high line is lower than that at low line. Therefore, to make the maximum output power close at different input voltages, the controller needs to regulate VIIMIT voltage of the CSPWM pin to control the PWM switch current.

Referring to Figure 41, during  $t_{ON}$  time of the PWM switch, the input voltage is applied to primary winding and the voltage across on auxiliary winding V<sub>AUX</sub> is proportional to primary winding voltage. So as the input voltage increases, the reflected voltage on auxiliary winding V<sub>AUX</sub> becomes higher as well. FAN6921MR also clamps the DET pin voltage and flows out a current I<sub>DET</sub>. Since the current I<sub>DET</sub> is in accordance with V<sub>AUX</sub> voltage, FAN6921MR can depend on this current I<sub>DET</sub> during t<sub>ON</sub> time period to regulate the current limit level of PWM switch to perform high / low line over-power compensation.

As the input voltage increases, the reflected voltage on the auxiliary winding  $V_{\text{AUX}}$  becomes higher as well as the current  $I_{\text{DET}}$  and the controller regulates the  $V_{\text{LIMIT}}$  to a lower level.

The R<sub>DET</sub> resistor is connected from auxiliary winding to the DET pin. Engineers can adjust this R<sub>DET</sub> resistor to get proper V<sub>LIMIT</sub> voltage to fit power system needs. The characteristic curve of I<sub>DET</sub> current vs. V<sub>LIMIT</sub> voltage on CSPWM pin is shown in Figure 42.

$$I_{DET} = \left[ V_{IN} \times \left( N_A / N_P \right) \right] / R_{DET}$$
(1)

where  $V_{IN}$  is input voltage;  $N_A$  is turn number of auxiliary winding; and  $N_P$  is turn number of primary winding.



Figure 41. Relationship between VAUX and VIN



#### Figure 42. I<sub>DET</sub> Current vs. V<sub>LIMIT</sub> Voltage Characteristic Curve

#### Leading-Edge Blanking (LEB)

When the PFC or PWM switches are turned on, a voltage spike is induced on the current sense resistor due to the reciprocal effect by reverse recovery energy of the output diode and  $C_{OSS}$  of power MOSFET. To prevent this spike, a leading-edge blanking time is built-in to FAN6921MR and a small RC filter is also recommended between the CSPWM pin and GND (e.g. 100 $\Omega$ , 470pF).

### **Protection for PWM Stage**

#### VDD Pin Over-Voltage Protection (OVP)

V<sub>DD</sub> over-voltage protection is used to prevent device damage once  $V_{\text{DD}}$  voltage is higher than device stress rating voltage. In case of V<sub>DD</sub> OVP, the controller stops all switching operation immediately and enters latch-off mode until the AC plug is removed.

#### Adjustable Over-Temperature Protection and Externally Latch Triggering (RT Pin)

Figure 43 is a typical application circuit with an internal block of RT pin. As shown, a constant current IRT flows out from the RT pin, so the voltage  $V_{RT}$  on RT pin can be obtained as I<sub>RT</sub> current multiplied by the resistor, which consists of NTC resistor and RA resistor. If the RT pin voltage is lower than 0.8V and lasts for a de-bounce time, latch mode is activated and stops all PFC and PWM switching.

RT pin is usually used to achieve over-temperature protection with a NTC resistor and provides external latch triggering for additional protection. Engineers can use an external triggering circuit (e.g. transistor) to pull low the RT pin and activate controller latch mode.

Generally, the external latch triggering needs to activate rapidly since it is usually used to protect power system from abnormal conditions. Therefore, the protection debounce time of the RT pin is set to around 110µs once RT pin voltage is lower than 0.5V.

over-temperature protection. For because the temperature would not change immediately; the RT pin voltage is reduced slowly as well. The debounce time for adjustable OTP should not need a fast reaction. To prevent improper latch triggering on the RT pin due to exacting test condition (e.g. lightning test), when the RT pin triggering voltage is higher than 0.5V, the protection debounce time is set to around 10ms. To avoid improper triggering on the RT pin, it is recommended to add a small value capacitor (e.g. 1000pF) paralleled with NTC and RA resistor.



Figure 43. Adjustable Over-Temperature Protection

#### **Output Over-Voltage Protection (DET Pin)**

Referring to Figure 44, during the discharge time of PWM transformer inductor; the voltage across on auxiliary winding is reflected from secondary winding and therefore the flat voltage on the DET pin is proportional to the output voltage. FAN6921MR can sample this flat voltage level after a tOFF blanking time to perform output over-voltage protection. This tOFF blanking time is used to ignore the voltage ringing from leakage inductance of PWM transformer. The sampling flat voltage level is compared with internal threshold voltage 2.5V and, once the protection is activated. FAN6921MR enters latch mode.

The controller can protect rapidly by this kind of cycleby-cycle sampling method in the case of output over voltage. The protection voltage level can be determined by the ratio of external resistor divider R<sub>A</sub> and R<sub>DET</sub>. The flat voltage on DET pin can be expressed by the following equation:

$$V_{DET} = \left(N_A / N_S\right) \times V_O \times \frac{R_A}{R_{DET} + R_A}$$
(2)

PWM





Open-Loop, Short-Circuit, and Overload Protection (FB Pin)



#### Figure 45. FB Pin Open-Loop, Short Circuit, and Overload Protection

Referring to Figure 45, outside of FAN6921MR, the FB pin is connected to the collector of transistor of an optocoupler. Inside of FAN6921MR, the FB pin is connected to an internal voltage bias through a resistor around  $5k\Omega$ . As the output loading is increased, the output voltage is decreased and the sink current of transistor of optocoupler on primary side is reduced. So the FB pin voltage is increased by internal voltage bias. In the case of an open loop, output short circuit, or overload conditions, this sink current is further reduced and the FB pin voltage is pulled to high level by internal bias voltage. When the FB pin voltage is higher than 4.2V for 50ms, the FB pin protection is activated.

#### Under-Voltage Lockout (UVLO, VDD Pin)

Referring to Figure 36 and Figure 37, the turn-on and turn-off V<sub>DD</sub> threshold voltages of FAN6921MR are fixed at 18V and 10V, respectively. During startup, the hold-up capacitor (V<sub>DD</sub> cap.) is charged by HV startup current until V<sub>DD</sub> voltage reaches the turn-on voltage. Before the output voltage rises to rated voltage and delivers energy to the V<sub>DD</sub> capacitor from auxiliary winding, this hold-up capacitor has to sustain the V<sub>DD</sub> voltage energy for operation. When V<sub>DD</sub> voltage reaches turn-on voltage, FAN6921MR starts all switching operation if no protection is triggered before V<sub>DD</sub> voltage drops to turn-off voltage V<sub>DD-PWM-OFF</sub>.





#### SEMICONDUCTOR

#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Programmable Active Droop™

Saving our world, 1mWW/WkW at a time™

Power-SPM™

PowerTrench<sup>®</sup> PowerXS™

Quiet Series™

SignalWise™

SmartMax™

STEALTH\*\*

SuperFET<sup>®</sup> SuperSOT™3

SuperSOT™-6

SuperSOT™-8

SupreMOS®

SyncFET™

. Sync-Lock™

SYSTEM .

RanidConfigure™

SMART START™ SPM<sup>®</sup>

QFET

⊘™

OS™

Interface to be an exhausive list of all seen trademarks.		
AccuPower™	FPS™	
Auto-SPM™	F-PFS™	
AX-CAP™*	FRFET®	
BitSiC®	Global Power Resource <sup>sm</sup>	
Build it Now™	Green FPS™	
CorePLUS™	Green FPS™ e-Series™	
CorePOWER™	Gmax™	
CROSSVOLT™	GTO™	
CTL™	IntelliMAX™	
Current Transfer Logic™	ISOPLANAR™	
DEUXPEED®	MegaBuck™	
Dual Cool™	MICROCOUPLER™	
EcoSPARK <sup>®</sup>	MicroFET™	
EfficientMa×™	MicroPak™	
ESBC™	MicroPak2™	
<b>F</b> <sup>R</sup>	MillerDrive™	
	MotionMa×™	
Fairchild® Fairchild Semiconductor®	Motion-SPM™	
	mWSaver™	
FACT Quiet Series™ FACT®	OptoHiT™	
FACT	OPTOLOGIC <sup>®</sup>	
FastvCore™	OPTOPLANAR <sup>®</sup>	
FETBench™	•	
FlashWriter®*		
Flashviller	PDP SPM™	

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The Power Franchise®

Jwer

franchise

TinyBoost™

TinyBuck™

TinyCalc™

TinyLogic<sup>®</sup>

TINYOPTO™

TinyPower™

TinyPVM™

TinyWire™

TriFault Detect™

)es

Ultra FRFET™

UniEET™

VisualMax™ XS™

VCX™

TRUECURRENT®\*

Tran Si C<sup>®</sup>

 $\mu$ 

UHC

The Right Technology for Your Success™

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers by either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.