# FPF2411 — IntelliMAX<sup>™</sup> 6 V / 6 A - Rated Bi-Directional Switch with Slew Rate Control and RCB

## Features

- Capability: 6 V
- Low Ron
  - 10 mΩ at 5 V at PWRA or PWRB (Typ.)
  - 12 mΩ at 3.8 V at PWRA or PWRB (Typ.)
- Maximum Current Capability: 6 A (Bi-Directional)
- Ultra-Low l<sub>Q</sub>:<1 µA
- Active LOW Control Pin
- 2 ms Long Slew Rate
- Reverse Current Blocking (RCB) during OFF
- Robust ESD Capability:
  - 5 kV HBM, 2 kV CDM
  - 15 kV Air Discharge
  - 8 kV Contact Discharge Under IEC 61000-4-2

## Applications

- Smartphone / Tablet PC
- Mobile Devices
- Portable Media Devices

### Description

The FPF2411 is a 6 V / 6 A-rated bi-directional load switch, consisting of a slew-rate-controlled, low-on-resistance, P-channel MOSFET switch with protection features. The slew-rate-controlled turn-on characteristic prevents inrush current and the resulting excessive voltage droop on the input pow er rails. The input voltage range operates from 2.3 V to 5.5 V.

Bi-directional switching allows reverse current from  $V_{\text{OUT}}$  to  $V_{\text{IN}}$ . The switching is controlled by active-LOW logic input the ONB pin. The FPF2411 is capable of interfacing directly with low-voltage control signal General-Purpose Input / Output (GPIO).

The FPF2411 is available in 12-bump, 1.235 mm x 1.625 mm Wafer-Level Chip-Scale Package (WLCSP) with 0.4 mm pitch.

#### Ordering Information

Part Number	Top Mark	R <sub>oN</sub> (Typ.) at 3.8 V <sub>№</sub>	Output Discharge	ONB Pin Functionality	Package
FPF2411BUCX-F130	QR	12 mΩ	No	Active LOW	12-Ball Wafer-Level Chip-Scale Package (WLCSP), 3 x 4 Array, 0.4 mm Pitch, 250 µm Ball





# **Application Scenario**

Table 1.	PWRA and PWRB can be Input or Output, Depending on Scenario
----------	---

PWRA	PWRB	ONB	Operations	
Х	x	HIGH	OFF state PWRA and PWRB are isolated. Current more than I <sub>SD</sub> or I <sub>RCB</sub> is NOT allow ed.	
2.3~5.5 V	Open	HIGH $\rightarrow$ LOW	Turn-on with 2 ms of t <sub>R</sub> at PWRB.	
Open	2.3~5.5 V	HIGH $\rightarrow$ LOW	Turn-on with 2 ms of t <sub>R</sub> at PWRA.	
2.3~5.5 V	Open	LOW	ON state Operating current is from PWRA. No problem with 6 A DC current flow ing.	
Open	2.3~5.5 V	LOW	ON state Operating current is from PWRB. No problem with 6 A DC current flowing.	
2.3~5.5 V	Open	$LOW \rightarrow HIGH$	Turn-off with 1 ms of t <sub>F</sub> at PWRB.	
Open	2.3~5.5 V	$LOW \rightarrow HIGH$	Turn-off with 1 ms of t <sub>F</sub> at PWRA.	

Note:

1. X = Don't care.



# **Pin Descriptions**

Pin #	Name	Description
A2, B2, B4, C2, C4	PWRA	Pow er Input / Output: Bi-directional pow er path
A1, A3, B1, B3, C3	PWRB	Pow er Input / Output: Bi-directional pow er path
C1	GND	Ground
A4	ONB	ON/OFF Control Input: Active LOW.

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Max.	Unit
V <sub>PIN</sub>	PWRA, PWRB, ONB to GND		-0.3	6.0	V
Isw	Maximum Continuous Switch	Maximum Continuous Switch Current			Α
t <sub>PD</sub>	Total Power Dissipation at $T_A$	=25°C		1.48	W
TJ	Operating Junction Temperature			+150	°C
T <sub>STG</sub>	Storage Junction Temperature			+150	°C
ΘJA	Thermal Resistance, Junction-to-Ambient (1in. <sup>2</sup> Pad of 2 oz. Copper)			84.1 <sup>(2)</sup>	°C/W
	Electrostatic Discharge	Human Body Model, JESD22-A114	5		
ESD	Capability	Charged Device Model, JESD22-C101	2		kV
130	EC61000 4.2 System Layel	Air Discharge (PWRA, PWRB, ONB to GND)	15		
	IEC61000-4-2 System Level Contact Discharge (PWRA, PWRB, ONB to GND)				

Note:

2. Measured using 2S2P JEDEC std. PCB.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. On Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>PWRn</sub>	PWRA, PWRB	2.3	5.5	V
TA	Ambient Operating Temperature	-40	85	°C

## DC / AC Characteristics

Unless otherwise noted, V<sub>IN</sub>=2.3 to 5.5 V, T<sub>A</sub>=-40 to 85°C; typical values are at PWRA or PWRB=4.2 V and T<sub>A</sub>=25°C.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vpwra Vpwrb	Input Voltage		2.3		5.5	V
Isd	Shutdow n Current	PWRA=ONB=5.5 V, PWRB=Open OR PWRB=ONB=5.5 V, PWRA=Open			1	μA
IPWRA IPWRB	Quiescent Current	ONB=GND, IOUT=0 mA			1	μA
Ron	On-Resistance	PWRA, PWRB=3.8 V, I <sub>OUT</sub> =200 mA, T <sub>A</sub> =25°C		12	17	mΩ
NON	Un-resistance	PWRA, PWRB=5 V, $I_{OUT}$ =200 mA, T <sub>A</sub> =25°C		10	16	
VIH Valtage	ONB, Ingut Logic HIGH	PWRn=4.5 V, $I_{LOAD}$ =50 $\mu$ A, $T_A$ (Max.) = 60°C	4.3			
V IH	Voltage <sup>(3)</sup>	PWRn=3.6 V, $I_{LOAD}$ =50 $\mu$ A, T <sub>A</sub> (Max.) = 60°C	3.4			V
VIL	ONB, Input Logic LOW	PWRn=4.5 V, $I_{LOAD}$ =50 $\mu$ A, T <sub>A</sub> (Max.) = 60°C			0.4	v
VIL	/oltage <sup>(3)</sup>	PWRn=3.6 V, $I_{LOAD}$ =50 $\mu$ A, T <sub>A</sub> (Max.) = 60°C			0.4	
R <sub>PD</sub>	Pull-Down Resistance at ONB			500	700	kΩ
Dynamic	Characteristics: see definition	ons below				
t <sub>DON</sub>	Turn-On Delay <sup>(4,5,6)</sup>			1.5		
t <sub>R</sub>	Rise Time <sup>(4,5,6)</sup>	PWRA or PWRB =4.2 V, R <sub>L</sub> =10 Ω, C <sub>L</sub> =1 $\mu$ F, ONB=HIGH to LOW		3.0		ms
t <sub>ON</sub>	Turn-On Time <sup>(4,5,6)</sup>			4.5		
<b>t</b> DOFF	Turn-Off Delay <sup>(4,5,7)</sup>			5.5		
tF	Fall Time <sup>(4,5,7)</sup>	PWRA or PWRB =4.2 V, R <sub>L</sub> =100 Ω, C <sub>L</sub> =1 $\mu$ F, ONB=LOW to HIGH		1.0		ms
toff	Turn-Off Time <sup>(4,5,7)</sup>			6.5		

#### Notes:

3.  $V_{IH}/V_{IL}$  is tested under 50  $\mu$ A current load

4. This parameter is guaranteed by design and characterization; not production tested.

5. t<sub>DON</sub>/t<sub>DOFF</sub>/t<sub>R</sub>/t<sub>F</sub> are defined in Figure 4.

6.  $t_{ON}=t_R + t_{DON}$ .

7.  $t_{OFF}=t_F + t_{DOFF}$ 

#### Table 2. $V_{IH} / V_{IL} [V]$

I <sub>LOAD</sub> \ V <sub>BAT</sub>	2.7 V	3.7 V	4.35 V
0.1 mA	1.8 / 0.7	2.9 / 0.9	3.4 / 1.0
1 mA	1.1 / 0.7	2.1 / 0.9	2.8 / 1.0
3 mA	1.1 / 0.7	2.1 / 0.9	2.7 / 1.0
5 mA	1.0 / 0.7	2.0 / 0.9	2.7 / 1.0
10 mA	0.9 / 0.7	1.9 / 0.8	2.4 / 0.9
30 mA	0.9 / 0.7	1.5 / 0.8	2.2 / 0.9
50 mA	0.9 / 0.7	1.2 / 0.8	1.9 / 0.9
100 mA	0.9 / 0.7	1.0 / 0.8	1.1 / 0.9



FPF2411 — IntelliMAX<sup>™</sup> 6 V / 6 A-Rated Bi-Direction Switch with Slew-Rate Control



## **Operation and Application Description**

The FPF2411 is an ultra-low -R<sub>ON</sub> P-channel load switch with bi-directional controlled turn-on and Reverse Current Blocking (RCB). The core is a 12 m $\Omega$  P-channel MOSFET and controller capable of functioning over a wide input operating range of 2.3 V to 5.5 V. The ONB pin, active-LOW; controls the state of the switch. RCB functionality blocks unwanted reverse current during OFF states by power switch isolation between PWRA and PWRB.

#### **Inrush Current**

Inrush current occurs when the device is turned on. Inrush current is dependent on output capacitance and slew rate control capability, as expressed by:

$$I_{INRUSH} = C_{OUT} \times \frac{V_{IN} - V_{INITIAL}}{t_R} + I_{LOAD}$$

w here:

COUT: Output capacitance;

t<sub>R</sub>: Slew rate or rise time at V<sub>OUT</sub>;

V<sub>IN</sub>: Input voltage;

 $V_{\text{INITIAL}}$ : Initial voltage at  $C_{\text{OUT}},$  usually GND; and  $I_{\text{LOAD}}$ : Load current.

Higher inrush current causes higher input voltage drop, depending on the distributed input resistance and input capacitance. High inrush current can cause problems.

FPF2411 has a 3 ms of slew rate capability under 4.2 V<sub>IN</sub> at 1  $\mu$ F of C<sub>OUT</sub> and 10  $\Omega$  of R<sub>L</sub>. Inrush current can be minimized and no input voltage drop appears, as show n in Figure 16.

#### **Reverse-Current Blocking**

The reverse-current blocking feature protects the input source against current flow from output to input when the load switch is off by changing the internal body diode direction.

#### **Bypass Capacitor**

To limit the voltage drop on the input supply caused by transient inrush current when the switch turns on into a discharged load capacitor; a capacitor must be placed betw een the PWRA or PWRB and GND pins. A ceramic capacitor of at least 1  $\mu$ F placed close to the pins is usually sufficient.

#### **Board Layout**

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effect that parasitic trace inductance on normal and short-circuit operation. Using wide traces or large copper planes for all pins (PWRA, PWRB, ONB, and GND) minimizes the parasitic electrical effects and the case-to-ambient thermal impedance.





Rev1,25102011



#### Figure 18. 12-Ball, 3x4 Array, 0.4 mm Pitch, 250 µm Ball, Wafer-Level Chip-Scale Package (WLCSP)

#### **Nominal Values**

Bump	Overall Package	Silicon	Solder Bump	Solder Bump
Pitch	Height	Thickness	Height	Diameter
0.4 mm	0.586 mm	0.378 mm	0.208 mm	0.260 mm

#### **Product-Specific Dimensions**

Product	D	E	Х	Y
FPF2411BUCX-F130	1.235 mm	1.625 mm	0.2125 mm	0.2175 mm

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage maybe accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the rights to rake changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor ata sheets and/or specifications can and do vary in different applications da actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products for any such unintended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its off

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. Amer ic an Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semic onductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative