March 2006



# FSDH0170RNB/FSDH0270RNB/FSDH0370RNB Green Mode Fairchild Power Switch (FPS™)

### Features

- Internal Avalanche Rugged 700V Sense FET
- Consumes only 0.8W at 230 VAC & 0.5W load with Burst-Mode Operation
- Frequency Modulation for EMI Reduction
- Precision Fixed Operating Frequency, 100kHz
- Internal Start-up Circuit and Built-in Soft Start
- Pulse-by-Pulse Current Limiting and Auto-Restart Mode
- Over Voltage Protection (OVP), Over Load Protection (OLP), Internal Thermal Shutdown Function (TSD)
- Under Voltage Lockout (UVLO)
- Low Operating Current (3mA)
- Adjustable Peak Current Limit

## Applications

- Auxiliary Power Supply for PC and Server
- SMPS for VCR, SVR, STB, DVD & DVCD Player
- SMPS for Printer, Facsimile & Scanner
- Adapter for Camcorder

### **Related Application Notes**

- AN-4137, AN-4141, AN-4147 (Flyback)
- AN-4134 (Forward)

**Ordering Information** 

### Description

The FSDH0170RNB/FSDH0270RNB/FSDH0370RNB consists of an integrated current mode Pulse Width Modulator (PWM) and an avalanche rugged 700V Sense FET. It is specifically designed for high performance offline Switch Mode Power Supplies (SMPS) with minimal external components. The integrated PWM controller features include : a fixed oscillator with frequency modulation for reduced EMI, Under Voltage Lock Out (UVLO) protection, Leading Edge Blanking (LEB), an optimized gate turn-on/turn-off driver, Thermal Shut Down (TSD) protection, and temperature compensated precision current sources for loop compensation and fault protection circuitry. Compared to a discrete MOSFET and controller or RCC switching converter solution, the FSDH0170RNB/ FSDH0270RNB/FSDH0370RNB reduces total component count, design size, and weight while increasing efficiency, productivity, and system reliability. These devices provide a basic platform that is well suited for the design of cost-effective flyback converters, as in PC auxiliary power supplies.

Product Number	Package	Marking Code	BV <sub>DSS</sub>	f <sub>osc</sub>	R <sub>DS(ON) (MAX.)</sub>
FSDH0170RNB	8DIP	DH0170R	700V	100KHz	11Ω
FSDH0270RNB	8DIP	DH0270R	700V	100KHz	7.2Ω
FSDH0370RNB	8DIP	DH0370R	700V	100KHz	4.75Ω

## **Typical Circuit**





## Output Power Table<sup>(4)</sup>

	230VAC ±15% <sup>(3)</sup>		85–26	65VAC
Product	Adapter <sup>(1)</sup>	Open Frame <sup>(2)</sup>	Adapter <sup>(1)</sup>	Open Frame <sup>(2)</sup>
FSDH0170RNB	14W	20W	9W	13W
FSDH0270RNB	17W	24W	11W	16W
FSDH0370RNB	20W	27W	13W	19W

Notes:

1. Typical continuous power in a non-ventilated enclosed adapter with sufficient drain pattern as a heat sinker, at 50°C ambient.

2. Maximum practical continuous power in an open frame design with sufficient drain pattern as a heat sinker, at 50°C ambient.

3. 230 VAC or 100/115 VAC with doubler.

4. The maximum output power can be limited by junction temperature.

## Internal Block Diagram



**Pin Configuration** 



Figure 3. Pin Configuration (Top View)

## **Pin Definitions**

Pin Number	Pin Name	Pin Function Description
1	GND	Sense FET source terminal on primary side and internal control ground.
2	Vcc	Positive supply voltage input. Although connected to an auxiliary transformer winding, current is supplied from pin 5 (Vstr) via an internal switch during startup (see Internal Block Diagram Section). It is not until Vcc reaches the UVLO upper threshold (12V) that the internal start-up switch opens and device power is supplied via the auxiliary transformer winding.
3	Vfb	The feedback voltage pin is the non-inverting input to the PWM comparator. It has a 0.9mA current source connected internally while a capacitor and optocoupler are typically connected externally. A feedback voltage of 6V triggers overload protection (OLP). There is a time delay while charging external capacitor Cfb from 3V to 6V using an internal 5 $\mu$ A current source. This time delay prevents false triggering under transient conditions but still allows the protection mechanism to operate under true overload conditions.
4	lpk	This pin adjusts the peak current limit of the Sense FET. The 0.9mA feedback current source is diverted to the parallel combination of an internal $2.8k\Omega$ resistor and any external resistor to GND on this pin. This determines the peak current limit. If this pin is tied to Vcc or left floating, the typical peak current limit will be 0.8A (FSDH0170RNB), 0.9A (FSDH0270RNB), or 1.1A (FSDH0370RNB).
5	Vstr	This pin connects to the rectified AC line voltage source. At start-up the internal switch supplies internal bias and charges an external storage capacitor placed between the Vcc pin and ground. Once the Vcc reaches 12V, the internal switch is opened.
6, 7, 8	Drain	The drain pins are designed to connect directly to the primary lead of the transformer and are capable of switching a maximum of 700V. Minimizing the length of the trace connecting these pins to the transformer will decrease leakage inductance.

## **Absolute Maximum Ratings**

 $(T_A = 25^{\circ}C, unless otherwise specified)$ 

Symbol	Parameter		Value	Unit
V <sub>DRAIN</sub>	Drain Pin Voltage		700	V
V <sub>STR</sub>	Vstr Pin Voltage		700	V
I <sub>DM</sub>	Drain Current Pulsed <sup>5</sup>	FSDH0170RNB	4	А
		FSDH0270RNB	8	А
		FSDH0370RNB	12	А
E <sub>AS</sub>	Single Pulsed Avalanche Energy <sup>6</sup>	FSDH0170RNB	50	mJ
		FSDH0270RNB	140	mJ
		FSDH0370RNB	230	mJ
V <sub>CC</sub>	Supply Voltage	1	20	V
V <sub>FB</sub>	Feedback Voltage Range		-0.3 to V <sub>CC</sub>	V
PD	Total Power Dissipation		1.5	W
TJ	Operating Junction Temperature		Internally limited	°C
Τ <sub>Α</sub>	Operating Ambient Temperature		-25 to +85	°C
T <sub>STG</sub>	Storage Temperature		-55 to +150	°C

### **Thermal Impedance**

( $T_A = 25^{\circ}C$ , unless otherwise specified)

Symbol	Parameter	Value	Unit
8 DIP			
$\theta_{JA}$	Junction-to-Ambient Thermal <sup>7</sup>	80	°C/W
$\theta_{JC}$	Junction-to-Case Thermal <sup>8</sup>	20	°C/W
ΨJT	Junction-to-Top Thermal <sup>9</sup>	35	°C/W

All items are tested with the standards JESD 51-2 and 51-10 (DIP).

#### Notes:

5. Non-repetitive rating: Pulse width is limited by maximum junction temperature.

6. L = 51mH, starting Tj =  $25^{\circ}$ C.

7. Free standing with no heatsink; Without copper clad.

8. Measured on the DRAIN pin close to plastic interface.

9. Measured on the  $\ensuremath{\mathsf{PKG}}$  top surface.

## **Electrical Characteristics**

(T<sub>A</sub> =  $25^{\circ}$ C unless otherwise specified)

Symbol	Parame	eter	Condition	Min.	Тур.	Max.	Unit
Sense FE	T Section <sup>11</sup>						
I <sub>DSS</sub>	Zero-Gate-Voltage Dra	ain Current	V <sub>DS</sub> = 700V, V <sub>GS</sub> = 0V	-	-	50	μA
			$V_{DS} = 560V, V_{GS} = 0V, T_{C} = 125^{\circ}C$	-	-	200	
R <sub>DS(ON)</sub>	Drain-Source	FSDH0170RNB	V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.5A	_	8.8	11	Ω
	On-State Resistance <sup>10</sup>	FSDH0270RNB		_	6.0	7.2	
	Resistance	FSDH0370RNB		_	4.0	4.75	
C <sub>ISS</sub>	Input Capacitance	FSDH0170RNB	$V_{GS} = 0V, V_{DS} = 25V,$	_	250	-	pF
		FSDH0270RNB	f = 1MHz	_	550	-	
	FSDH0370F	FSDH0370RNB		_	315	-	
C <sub>OSS</sub>	Output Capacitance	FSDH0170RNB		-	25	-	
		FSDH0270RNB		-	38	-	
		FSDH0370RNB		-	47	-	
C <sub>RSS</sub>	Reverse Transfer	FSDH0170RNB		-	10	-	
	Capacitance	FSDH0270RNB		-	17	_	
		FSDH0370RNB		_	9	_	
t <sub>d(on)</sub>	Turn-On Delay Time	FSDH0170RNB	V <sub>DS</sub> = 350V, I <sub>D</sub> = 1.0A	_	12	_	ns
-()		FSDH0270RNB		_	20	_	
		FSDH0370RNB		_	11.2	_	
t <sub>r</sub>	Rise Time	FSDH0170RNB	_	_	4	_	
		FSDH0270RNB		_	15	_	1
		FSDH0370RNB		_	34	_	
t <sub>d(off)</sub>	Turn-Off Delay Time	FSDH0170RNB		_	30	_	
		FSDH0270RNB		_	55	_	
		FSDH0370RNB		_	28.2	_	
t <sub>f</sub>	Fall Time	FSDH0170RNB		_	10	_	
		FSDH0270RNB		_	25	_	
		FSDH0370RNB		_	32	_	
Control S	ection			1			
f <sub>OSC</sub>	Switching Frequency			92	100	108	KHz
∆f <sub>MOD</sub>	Switching Frequency	Nodulation		±2	±3	±4	KHz
Δf <sub>OSC</sub>	Switching Frequency	/ariation <sup>11</sup>	-25°C ≤ T <sub>A</sub> ≤ 85°C	_	±5	±10	%
D <sub>MAX</sub>	Maximum Duty Cycle		Measured @0.1 x Vds	62	67	72	%
D <sub>MIN</sub>	Minimum Duty Cycle			0	0	0	%
V <sub>START</sub>	UVLO Threshold Volta	ige	V <sub>FB</sub> = GND	11	12	13	V
V <sub>STOP</sub>	1		V <sub>FB</sub> = GND	7	8	9	
I <sub>FB</sub>	Feedback Source Cur	rent	V <sub>FB</sub> = GND	0.7	0.9	1.1	mA
t <sub>S/S</sub>	Internal Soft Start Time		V <sub>FB</sub> = 4V	_	10	_	ms

.

### Electrical Characteristics (Continued)

(T<sub>A</sub> = 25°C unless otherwise specified)

Symbol	Param	eter	Condition	Min.	Тур.	Max.	Unit
Burst Mod	le Section			•			
V <sub>BURH</sub>	Burst Mode Voltage		Tj = 25°C	0.5	0.6	0.7	V
V <sub>BURL</sub>	-			0.3	0.4	0.5	V
V <sub>BUR(HYS)</sub>				100	200	300	mV
Protection	Section						
I <sub>LIM</sub>	Peak Current Limit FSDH0170RNB		di/dt = 170mA/µs	0.70	0.80	0.90	Α
		FSDH0270RNB	di/dt = 200mA/µs	0.79	0.90	1.01	
		FSDH0370RNB	di/dt = 240mA/µs	0.97	1.10	1.23	
t <sub>CLD</sub>	Current Limit Delay Time <sup>11</sup>			-	500	-	ns
T <sub>SD</sub>	Thermal Shutdown Temperature <sup>11</sup>			125	140	-	°C
$V_{SD}$	Shutdown Feedback Voltage			5.5	6.0	6.5	V
V <sub>OVP</sub>	Over Voltage Protection			18	19	-	V
I <sub>DELAY</sub>	Shutdown Delay Current		$V_{FB} = 4V$	3.5	5.0	6.5	μA
t <sub>LEB</sub>	Leading Edge Blanking Time <sup>11</sup>			200	-	-	ns
Total Devi	ice Section						
I <sub>OP</sub>	Operating Supply Current (control part only)		$V_{CC} = 14V$	1	3	5	mA
I <sub>CH</sub>	Start-Up Charging Cu	rrent	$V_{CC} = 0V$	0.7	0.85	1.0	mA
V <sub>STR</sub>	Vstr Supply Voltage		$V_{CC} = 0V$	-	24	_	V

Notes:

10. Pulse test : Pulse width  $\leq$  300µs, duty  $\leq$  2%

11. These parameters, although guaranteed, are not 100% tested in production.





FSDH0170RNB/FSDH0270RNB/FSDH0370RNB Green Mode Fairchild Power Switch (FPS™)

### **Functional Description**

**1. Startup:** In previous generations of Fairchild Power Switches (FPS<sup>TM</sup>) the Vstr pin required an external resistor to the DC input voltage line. In this generation the startup resistor is replaced by an internal high voltage current source and a switch that shuts off 10ms after the supply voltage, Vcc, goes above 12V. The source turns back on if Vcc drops below 8V.



Figure 4. High Voltage Current Source

2. Feedback Control: The 700V FPS series employs current mode control, as shown in Figure 5. An optocoupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the Rsense resistor of Sense FET plus an offset voltage makes it possible to control the switching duty cycle. When the KA431 reference pin voltage exceeds the internal reference voltage of 2.5V, the optocoupler LED current increases, the feedback voltage Vfb is pulled down and thereby reduces the duty cycle. This typically happens when the input voltage increases or the output load decreases.



Figure 5. Pulse Width Modulation (PWM) Circuit

**3. Leading Edge Blanking (LEB):** When the internal Sense FET is turned on; the primary side capacitance and secondary side rectifier diode reverse recovery typically cause a high current spike through the Sense FET. Excessive voltage across the Rsense resistor leads to incorrect feedback operation in the current mode PWM control. To counter this effect, the FPS employs a Leading Edge Blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time ( $t_{\rm LFB}$ ) after the Sense FET is turned on.

4. Protection Circuits: The FPS has several protective functions such as Over Load Protection (OLP), Over Voltage Protection (OVP), Under Voltage Lock Out (UVLO), and Thermal Shut Down (TSD). Because these protection circuits are fully integrated inside the IC without external components, reliability is improved without increasing cost. Once a fault condition occurs, switching is terminated and the Sense FET remains off. This causes Vcc to fall. When Vcc reaches the UVLO stop voltage, V<sub>STOP</sub> (typically 8V), the protection is reset and the internal high voltage current source charges the Vcc capacitor via the Vstr pin. When Vcc reaches the UVLO start voltage, VSTART (typically 12V), the FPS resumes its normal operation. In this manner, the autorestart can alternately enable and disable the switching of the power Sense FET until the fault condition is eliminated.

4.1 Over Load Protection (OLP): Overload is defined as the load current exceeding a pre-set level due to an unexpected event. In this situation, the protection circuit should be activated in order to protect the SMPS. However, even when the SMPS is operating normally, the Over Load Protection (OLP) circuit can be activated during the load transition. In order to avoid this undesired operation, the OLP circuit is designed to be activated after a specified time to determine whether it is a transient situation or an overload situation. In conjunction with the lpk current limit pin (if used) the current mode feedback path would limit the current in the Sense FET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage (Vo) decreases below its nominal voltage. This reduces the current through the optocoupler LED, which also reduces the optocoupler transistor current, thus increasing the feedback voltage (V<sub>FB</sub>). If V<sub>FB</sub> exceeds 3V, the feedback input diode is blocked and the 5µA current source (IDELAY) starts to slowly charge Cfb up to Vcc. In this condition, V<sub>FB</sub> increases until it reaches 6V, when the switching operation is terminated as shown in Figure 6. The shutdown delay time is the time required to charge Cfb from 3V to 6V with 5µA current source.



Figure 6. Over Load Protection (OLP)

**4.2 Thermal Shutdown (TSD)**: The Sense FET and the control IC are integrated, making it easier for the control IC to detect the temperature of the Sense FET. When the temperature exceeds approximately 140°C, thermal shutdown is activated.

4.3 Over Voltage Protection (OVP): In the event of a malfunction in the secondary side feedback circuit, or an open feedback loop caused by a soldering defect, the current through the optocoupler transistor becomes almost zero (refer to Figure 5). Then, V<sub>FB</sub> climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. In order to prevent this situation, an Over Voltage Protection (OVP) circuit is employed. In general, V<sub>CC</sub> is proportional to the output voltage and the FPS uses  $V_{CC}$  instead of directly monitoring the output voltage. If  $V_{CC}$  exceeds 19V, OVP circuit is activated resulting in termination of the switching operation. In order to avoid undesired activation of OVP during normal operation, Vcc should be designed to be below 19V.

**5. Soft Start**: The FPS has an internal soft start circuit that slowly increases the Sense FET current after startup as shown in Figure 7. The typical soft start time is 10ms, where progressive increments of the Sense FET current are allowed during the start-up phase. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. This also helps to prevent transformer saturation and reduce the stress on the secondary diode during startup.



Figure 7. Soft Start Function

6. Burst Operation: In order to minimize power dissipation in standby mode, the FPS enters burst mode operation. Feedback voltage decreases as the load decreases and as shown in Figure 8, the device automatically enters burst mode when the feedback voltage drops below  $V_{BURH}$  (typically 600mV). Switching still continues until the feedback voltage drops below  $V_{BURH}$  (typically 600mV). Switching still continues until the feedback voltage drops below  $V_{BURL}$  (typically 400mV). At this point switching stops and the output voltage start to drop at a rate dependent on the standby current load. This causes the feedback voltage to rise. Once it passes  $V_{BURH}$ , switching resumes. The feedback voltage then falls and the process is repeated. Burst mode operation alternately enables and disables switching of the Sense FET and reduces switching loss in standby mode.





**7. Frequency Modulation**: Modulating the switching frequency of a switched power supply can reduce EMI. Frequency modulation can reduce EMI by spreading the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. The amount of EMI reduction is directly related to the depth of the reference frequency. As can be seen in Figure 9, the frequency changes from 97KHz to 103KHz in 4ms for the 700V FPS series. Frequency modulation allows the use of a cost effective inductor instead of an AC input mode choke to satisfy the requirements of world wide EMI limits.



Figure 9. Frequency Modulation Waveform

**8.** Adjusting Peak Current Limit: As shown in Figure 10, a combined  $2.8k\Omega$  internal resistance is connected to the non-inverting lead on the PWM comparator. An external resistance of Rx on the current limit pin forms a parallel resistance with the  $2.8k\Omega$  when the internal diodes are biased by the main current source of 900µA.



Figure 10. Peak Current Limit Adjustment

For example, FSDH0270RNB has a typical Sense FET peak current limit ( $I_{LIM}$ ) of 0.9A.  $I_{LIM}$  can be adjusted to 0.6A by inserting Rx between the lpk pin and the ground. The value of the Rx can be estimated by the following equations:

 $0.9A: 0.6A = 2.8k\Omega: Xk\Omega$ ,

 $X = Rx \parallel 2.8k\Omega$ .

(X represents the resistance of the parallel network)

## **Application Tips**

#### 1. Methods of Reducing Audible Noise

Switching mode power converters have electronic and magnetic components, which generate audible noises when the operating frequency is in the range of 20~20,000Hz. Even though they operate above 20KHz, they can make noise depending on the load condition. Here are three methods to reduce noise:

#### **Glue or Varnish**

The most common method involves using glue or varnish to tighten magnetic components. The motion of core, bobbin, and coil and the chattering or magnetostriction of core can cause the transformer to produce audible noise. The use of rigid glue and varnish helps reduce the transformer noise. Glue or varnish can also can crack the core because sudden changes in the ambient temperature cause the core and the glue to expand or shrink in a different ratio according to the temperature.

#### **Ceramic Capacitor**

Using a film capacitor instead of a ceramic capacitor as a snubber capacitor is another noise reduction solution. Some dielectric materials show a piezoelectric effect depending on the electric field intensity. Hence, a snubber capacitor becomes one of the most significant sources of audible noise. Another consideration is to use a zener clamp circuit instead of an RCD snubber for higher efficiency as well as lower audible noise.

#### **Adjusting Sound Frequency**

Moving the fundamental frequency of noise out of  $2\sim$ 4KHz range is the third method. Generally, humans are more sensitive to noise in the range of  $2\sim$ 4KHz. When the fundamental frequency of noise is located in this range, the noise sounds louder although the noise intensity level is identical. Refer to Figure 11.

When FPS acts in Burst mode and the Burst operation is suspected to be a source of noise, this method may be helpful. If the frequency of Burst mode operation lies in the range of 2~4KHz, adjusting the feedback loop can shift the Burst operation frequency. In order to reduce the Burst operation frequency, increase a feedback gain capacitor ( $C_F$ ), optocoupler supply resistor ( $R_D$ ) and feedback capacitor ( $C_B$ ) and decrease a feedback gain resistor ( $R_F$ ) as shown in Figure 12.



Figure 11. Equal Loudness Curves



### Figure 12. Typical Feedback Network of FPS

#### 2. Other Reference Materials

**AN-4134**: Design Guidelines for Off-line Forward Converters Using Fairchild Power Switch (FPS<sup>™</sup>)

**AN-4137**:Design Guidelines for Off-line Flyback Converters Using Fairchild Power Switch (FPS)

**AN-4140**: Transformer Design Consideration for Off-line Flyback Converters using Fairchild Power Switch (FPS<sup>™</sup>)

**AN-4141**: Troubleshooting and Design Tips for Fairchild Power Switch (FPS<sup>™</sup>) Flyback Applications

**AN-4147**: Design Guidelines for RCD Snubber of Flyback

**AN-4148**: Audible Noise Reduction Techniques for FPS Applications

## **Typical Application Circuit**

Application	Output power	Input voltage	Output Voltage (Max current)
PC Auxiliary Power Supply (Using FSDH0270RNB)	15W	Universal input (85–265 Vac)	5V (3A)

### Features

- High efficiency (> 78% at 115 Vac and 230 Vac input)
- Low standby mode power consumption (< 0.8W at 230 Vac input and 0.5W load)
- Enhanced system reliability through various protection functions
- Low EMI through frequency modulation
- Internal soft-start (10ms)
- Line UVLO function can be achieved using external component

## **Key Design Notes**

- The delay time for overload protection is designed to be about 30ms with C8 of 47nF. If faster/slower triggering of OLP is required, C8 can be changed to a smaller/larger value (e.g. 100nF for about 60ms).
- ZP1, DL1, RL1, RL2, RL3, RL4, RL5, RL7, QL1, QL2, and CL9 build a Line Under Voltage Lock Out block (UVLO). The zener voltage of ZP1 determines the input voltage which makes FPS turn on. RL5 and DL1 provide a reference voltage from V<sub>CC</sub>. If the input voltage divided by RL1, RL2, and RL4 is lower than the zener voltage of DL1, QL1 and QL2 turn on and pull down Vfb to ground.
- This evaluation board and corresponding test report can be provided.



### 2. Transformer Schematic Diagram





### 3. Winding Specification

	Pin (S $\rightarrow$ F)	Wire	Turns	Winding Method
N <sub>p</sub> /2	$3 \rightarrow 2$	$0.3\phi imes 1$	72	Solenoid winding
Insulation: Po	olyester Tape t = 0.025mm, 1	Layers		
N <sub>a</sub>	$4 \rightarrow 5$	$0.25\phi\times2$	22	Solenoid winding
Insulation: Po	olyester Tape t = 0.025mm, 2	Layers		
N <sub>5V</sub>	6, 7 → 9, 10	$0.65\phi  imes 2$	8	Solenoid winding
Insulation: Po	olyester Tape t = 0.025mm, 2	Layers		
N <sub>p</sub> /2	$2 \rightarrow 1$	$0.3\phi imes 1$	72	Solenoid winding
Insulation: Po	olyester Tape t = 0.025mm, 2	Layers		

### 4. Electrical Characteristics

	Pin	Spec.	Remark
Inductance	1–3	1.20mH ± 5%	100kHz, 1V
Leakage	1–3	< 30µH Max	Short all other pins

### 5. Core & Bobbin

Core: EE2229 (Material: PL-7, Ae = 35.7 mm<sup>2</sup>)

Bobbin: 10 pin

Part Number	Value	Quantity	Description (Manufacturer)
C6, C8	47nF	2	Ceramic Capacitor
C1	2.2nF (250V)	1	AC Ceramic Capacitor
C10	1nF (250V)	1	Film Capacitor
CS1	1.5nF (50V)	1	SMD Ceramic Capacitor
C2, C3	22µF (400V)	2	Low Impedance Electrolytic Capacitor KMX series (Samyoung Elec.)
C4, C9	1000µF (16V)	2	Low ESR Electrolytic Capacitor NXC series (Samyoung Elec.)
C5	470µF (10V)	1	Low ESR Electrolytic Capacitor NXC series (Samyoung Elec.)
C7	47µF (25V)	1	General Electrolytic Capacitor
CL9	10µF (50V)	1	General Electrolytic Capacitor
L1	330µH	1	Inductor
L2	1µH	1	Inductor
R6	2.4 (1W)	1	Fusible Resistor
J1	FB	1	Ferrite Beads
J2, J4, L3	0	3	Jumper
R2	4.7k	1	Resistor
R3	560	1	Resistor
R4	500	1	Resistor
R5, R11	1.2k(1%)	2	Resistor
R9	10k	1	Resistor
R10	2	1	Resistor
R14	30	1	Resistor
RL3	1k	1	Resistor
RL1, RL2	1 Mega	2	Resistor
RL4	120k	1	Resistor
RL5	30k	1	Resistor
RL7	40k	1	Resistor
RS1	9	1	Resistor
U1	H11A817	1	Optocoupler (Fairchild Semiconductor)
U2	TL431A	1	Shunt Regulator (Fairchild Semiconduct
U3	FSDH0x70RNB	1	FPS™ (Fairchild Semiconductor)
QL1	KSP2907A	1	PNP Transistor (Fairchild Semiconducto
QL2	KSP2222A	1	NPN Transistor (Fairchild Semiconducto
02, D3, D4, D5, D6, DS1	1N4007	6	Diode (Fairchild Semiconductor)
D1	SB540	1	Schottky Diode (Fairchild Semiconducto
DL1	1N5233B	1	Zener Diode (Fairchild Semiconductor)
ZP1	1N4762	1	Zener Diode
ZDS1	P6KE180A	1	TVS (Fairchild Semiconductor)
T1	EE2229	1	PL-7 Core (Samwha Elec.)

## 7. Layout

## 7.1 Top image of PCB



7.2 Bottom image of PCB





FS
P
10
70F
ÎΒ
VFS
Ϋ́
102
70F
ORNB/
3/FS
SDF
EOF
70
70RNB
ω Ο
àre
'n
Noc
le F
air
chi
Id F
<sup>=</sup> SDH0170RNB/FSDH0270RNB/FSDH0370RNB Green Mode Fairchild Power Sw
er :
Svi
itch
-
Ē
(FPS <sup>T</sup>
(FPS <sup>TM</sup> )

TRADEMARKS			
The following are registered and unregistered not intended to be an exhaustive list of all such		niconductor owns or is autho	prized to use and is
$ACEx^{TM}$ $FAST^{(B)}$ $ActiveArray^{TM}$ $FASTr^{TM}$ $Bottomless^{TM}$ $FPS^{TM}$ $Build it Now^{TM}$ $FRFET^{TM}$ $Build it Now^{TM}$ $FRFET^{TM}$ $Build it Now^{TM}$ $FRFET^{TM}$ $CoolFET^{TM}$ $GlobalOptoisolator^{TM}$ $COSSVOLT^{TM}$ $GTO^{TM}$ $DOME^{TM}$ $HiSeC^{TM}$ $EcoSPARK^{TM}$ $l^2C^{TM}$ $E^2CMOS^{TM}$ $i-Lo^{TM}$ $EnSigna^{TM}$ ImpliedDisconnect^{TM} $FACT^{TM}$ IntelliMAX^{TM} $FACT$ Quiet Series^{TM}Across the board. Around the world. TMThe Power Franchise^{(B)}Programmable Active Droop^{TM}	ISOPLANAR <sup>™</sup> LittleFET <sup>™</sup> MICROCOUPLER <sup>™</sup> MicroFET <sup>™</sup> MicroPak <sup>™</sup> MICROWIRE <sup>™</sup> MSX <sup>™</sup> MSXPro <sup>™</sup> OCX <sup>™</sup> OCX <sup>™</sup> OCXPro <sup>™</sup> OCXPro <sup>™</sup> OPTOLOGIC <sup>®</sup> OPTOPLANAR <sup>™</sup> PACMAN <sup>™</sup> POP <sup>™</sup> Power247 <sup>™</sup> PowerEdge <sup>™</sup>	PowerSaver <sup>TM</sup> PowerTrench <sup>®</sup> QFET <sup>®</sup> QS <sup>TM</sup> QT Optoelectronics <sup>TM</sup> Quiet Series <sup>TM</sup> RapidConfigure <sup>TM</sup> RapidConnect <sup>TM</sup> µSerDes <sup>TM</sup> ScalarPump <sup>TM</sup> SILENT SWITCHER <sup>®</sup> SMART START <sup>TM</sup> SPM <sup>TM</sup> Stealth <sup>TM</sup> SuperFET <sup>TM</sup> SuperSOT <sup>TM</sup> -3	SuperSOT <sup>™</sup> -6 SuperSOT <sup>™</sup> -8 SyncFET <sup>™</sup> TCM <sup>™</sup> TinyLogic <sup>®</sup> TINYOPTO <sup>™</sup> TruTranslation <sup>™</sup> UHC <sup>™</sup> UltraFET <sup>®</sup> UniFET <sup>™</sup> VCX <sup>™</sup> Wire <sup>™</sup>
DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE PRODUCTS HEREIN TO IMPROVE RELIABILITY ARISING OUT OF THE APPLICATION OR USE OF CONVEY ANY LICENSE UNDER ITS PATENT RIC	(, FUNCTION OR DESIGN. ANY PRODUCT OR CIRC	FAIRCHILD DOES NOT ASSUUT DESCRIBED HEREIN; NE	JME ANY LIABILITY

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production