\blacksquare 4 Ω switch connection between two ports. Minimal propagation delay through the switch.

■ Zero bounce in flow-through mode.

Features

Low I_{CC}.

- Control inputs compatible with TTL level.
- TruTranslation[™] voltage translation from 5.0V inputs to 3.3V outputs
- Power-off high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)

Package Description

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number

FSTD16861MTD

exists between the A and B Ports.

5V inputs and 3.3V outputs.

| Devices also available in | Tape and Reel Specify | by appending the suffix letter "X" to the ordering code. |
|---------------------------|-----------------------|--|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

TruTranslation™ is trademark of Fairchild Semiconductor Corporation.

FAIRCHILD SEMICONDUCTO

FSTD16861

General Description

20-Bit Bus Switch with Level Shifting

The Fairchild Switch FSTD16861 provides 20-bits of high-

speed CMOS TTL-compatible bus switching. The low On

Resistance of the switch allows inputs to be connected to

outputs without adding propagation delay or generating

additional ground bounce noise. A diode to $V_{\mbox{\scriptsize CC}}$ has been integrated into the circuit to allow for level shifting between

The device is organized as a 10-bit or 20-bit bus switch.

When \overline{OE}_1 is LOW, the switch is ON and Port 1A is con-

nected to Port 1B. When \overline{OE}_2 is LOW, Port 2A is connected

to Port 2B. When \overline{OE}_X is HIGH, a high impedance state

Package Number

MTD48

FSTD16861

| Connection Diagram | | | | | |
|--------------------|--|--------------------|--|--|--|
| NC | I 48 2 47 3 46 4 45 5 44 6 43 7 42 8 41 9 40 10 39 11 35 15 34 16 33 17 32 18 30 20 29 21 28 22 27 23 26 | $\begin{array}{c}$ | | | |
| GND — | 24 25 | -289 2810 | | | |

Logic Diagram



Pin Descriptions

| Pin Name | Description | | |
|------------------------------------|--------------------|--|--|
| $\overline{OE}_1, \overline{OE}_2$ | Bus Switch Enables | | |
| 1A _n , 2A _n | Bus A | | |
| 1B _n , 2B _n | Bus B | | |

Truth Table

| Inp | uts | Inputs/Outputs | | | |
|-------------------------------------|-----|----------------|---------|--|--|
| \overline{OE}_1 \overline{OE}_2 | | 1A, 1B | 2A, 2B | | |
| L | L | 1A = 1B | 2A = 2B | | |
| L | н | 1A = 1B | Z | | |
| н | L | Z | 2A = 2B | | |
| н | н | Z | Z | | |

H = HIGH Voltage Level L = LOW Voltage Level Z = High Impedance

Absolute Maximum Ratings(Note 2)

| Supply Voltage (V _{CC}) | -0.5V to +7.0V |
|--|------------------|
| DC Switch Voltage (V_S) (Note 3) | -0.5V to +7.0V |
| DC Input Voltage (V _{IN}) (Note 4) | -0.5V to +7.0V |
| DC Input Diode Current (I _{IK}) $V_{IN} < 0V$ | –50 mA |
| DC Output Current (I _{OUT}) | 128 mA |
| DC V _{CC} /GND Current (I _{CC} /I _{GND}) | ±100 mA |
| Storage Temperature Range (T _{STG}) | -65°C to +150 °C |
| | |

Recommended Operating Conditions (Note 5)

| Conditions (Note 5) | |
|--|------------------|
| Power Supply Operating ($V_{CC)}$ | 4.5V to 5.5V |
| Input Voltage (V _{IN}) | 0V to 5.5V |
| Output Voltage (V _{OUT}) | 0V to 5.5V |
| Input Rise and Fall Time (t_r, t_f) | |
| Switch Control Input | 0 ns/V to 5 ns/V |
| Switch I/O | 0 ns/V to DC |
| Free Air Operating Temperature (T _A) | -40 °C to +85 °C |

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 4: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 5: Unused control inputs must be held HIGH or LOW. They may not float.

| DC El | ectrical | Character | istics | |
|-------|----------|-----------|--------|--|
| - | | | | |

| | Parameter | V _{cc} | TA | _ = −40 °C to +8 | 5 °C | | Conditions |
|-----------------|---------------------------------------|-----------------|-----|------------------|------|-------|--|
| Symbol | | (V) | Min | Typ (Note 6) | Max | Units | |
| V _{IK} | Clamp Diode Voltage | 4.5 | i | | -1.2 | V | I _{IN} = -18 mA |
| V _{IH} | HIGH Level Input Voltage | 4.5-5.5 | 2.0 | | i | V | |
| V _{IL} | LOW Level Input Voltage | 4.5-5.5 | i | | 0.8 | V | |
| V _{OH} | HIGH Level | 4.5-5.5 | 1 | See Figure 3 | | V | |
| I _I | Input Leakage Current | 5.5 | i | | ±1.0 | μA | $0 \leq V_{IN} \leq 5.5 V$ |
| | | 0 | i | | 10 | μA | $V_{IN} = 5.5V$ |
| I _{OZ} | OFF-STATE Leakage Current | 5.5 | i | | ±1.0 | μA | $0 \le A, B \le V_{CC}$ |
| R _{ON} | Switch On Resistance | 4.5 | 1 | 4 | 7 | Ω | $V_{IN} = 0V$, $I_{IN} = 64 \text{ mA}$ |
| | (Note 7) | 4.5 | 1 | 4 | 7 | Ω | $V_{IN} = 0V$, $I_{IN} = 30 \text{ mA}$ |
| | | 4.5 | i | 35 | 50 | Ω | $V_{IN} = 2.4V$, $I_{IN} = 15 \text{ mA}$ |
| I _{CC} | Quiescent Supply Current | | i | | 1.5 | mA | $OE_1 = OE_2 = GND$ |
| | | 5.5 | 1 | | 1.5 | mA | $V_{IN} = V_{CC} \text{ or } GND, \ I_{OUT} = 0$ |
| | | 0.0 | i | | 10 | | $OE_1 = OE_2 = V_{CC}$ |
| | | | 1 | | 10 | μA | $V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$ |
| ΔI_{CC} | Increase in I _{CC} per Input | 5.5 | 1 | 1 1 | 2.5 | mA | One Input at 3.4V |
| | | | i | | i | | Other Inputs at V _{CC} or GND |

Note 6: Typical values are at $V_{CC}=5.0V$ and $T_{A}=+25^{\circ}C$

Note 7: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

FSTD16861

AC Electrical Characteristics

| Symbol Parameter | | $\label{eq:T_A} \begin{split} & \textbf{T}_{\textbf{A}} = -40 ~^\circ\text{C} ~ \text{to} ~ +85 ~^\circ\text{C}, \\ & \textbf{C}_{\textbf{L}} = \textbf{50pF}, ~ \textbf{RU} = \textbf{RD} = \textbf{500}\Omega \\ & \textbf{V}_{\textbf{CC}} = \textbf{4.5} - \textbf{5.5V} \end{split}$ | | Units | Conditions | Figure Number | |
|-------------------------------------|---------------------------------------|---|------|-------|--|------------------|--|
| | | Min | Max | | | | |
| t _{PHL} , t _{PLH} | Propagation Delay Bus-to-Bus (Note 8) | | 0.25 | ns | V _I = OPEN | Figures 1, 2 | |
| t _{PZH} , t _{PZL} | Output Enable Time | 1.0 | 6.0 | ns | $V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH} | Figures 1, 2 | |
| t _{PHZ} , t _{PLZ} | Output Disable Time | 1.0 | 7.0 | ns | $V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ} | Figures 1, 2 | |

Note 8: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 9)

| Symbol | Parameter | Тур | Max | Units | Conditions |
|------------------|--------------------------------------|-----|-----|-------|---|
| C _{IN} | Control Pin Input Capacitance | 3 | | pF | $V_{CC} = 5.0V, \ V_{IN} = 0V$ |
| C _{I/O} | Input/Output Capacitance "OFF State" | 6 | | pF | $V_{CC}, \overline{OE} = 5.0V, V_{IN} = 0V$ |

Note 9: $T_A = +25^{\circ}C$, f = 1 Mhz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: CL includes load and stray capacitance

Note: Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 1. AC Test Circuit







LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com