

iAPX 386 HIGH PERFORMANCE 32-BIT MICROPROCESSOR **PRODUCT PREVIEW**

- High Performance CPU
 - -2 to 3 times iAPX 286 performance
 - --- Pipelined implementation
 - --- Multiple on-chip caches
 - High bandwidth 32-bit bus
 - 12 and 16 MHz clock
- Software Compatible with iAPX 86, iAPX 88, iAPX 186, iAPX 188, and iAPX 286 microsystems
- **Complete 32-bit Supermicro**

- Complete Support for 32-bit Addressing
 - 2³² bytes of physical address space
 - 2³² bytes per segment
 - 2⁴⁶ bytes of virtual address space per task
- Multiple Coprocessor Interface
- **On-chip Memory Management and** Protection

- ---- 8-, 16-, and 32-bit data
- Integrated Multitasking support
- On-chip Virtual Memory support
- Fully compatible with iAPX 286
- Optional On-Chip Paging
- CHMOS III Technology

The iAPX 386 is the first 32-bit member of the iAPX 86 family. It maintains software compatibility with the entire iAPX 86 family (8086, 8088, 80186, 80188, and 80286), while adding full 32-bit and Supermicro capabilities and significantly enhanced performance.

The iAPX 386 brings new performance standards to the microprocessor world. The combination of advanced process technology and architectural concepts which were previously found only on mainframe and large minicomputers make the iAPX 386 the highest performance microprocessor in its category. Concepts such as caching, pipelining, high performance bus, and a high-speed execution unit provide this level of performance at both CPU and system level.



Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product No Other Circuit Patent Licenses are implied: Information Contained Herein Supercedes Previously Published Specifications of These Devices from Intel. INTEL CORPORATION, 1984 **APRIL 1984**

ORDER NUMBER: 231052-001

ADVANCED INFORMATION

The iAPX 386 provides access to the large base of softward developed for the 8086, 8088, 80186, 80188, and 80286 microprocessors. It maintains binary-levelcode compatibility with these earlier generations to allow execution of existing applications without recompilation or reassembly. The user preserves his software investment and can reduce the time-tomarket for new products.

The iAPX 386 provides full 32-bit Supermicro support. 32-bit architecture and internal implementation, including registers, arithmetic-and-logic unit, instruction set, addresses, address bus and data bus, provide the functionality needed to build a full, 386-based, 32-bit system.

Supermicro capabilities, such as hardware-supported multitasking and virtual memory support, provide the foundations necessary to build advanced multitasking and multiuser systems. The hardware multitasking support of the 386 automatically stores the task state and loads the new task during task switch operations. The on-chip memory management and protection mechanism performs the mapping from virtual to physical memory and provides the protection necessary for maintaining task integrity in a multitasking environment. Optional paging allows for a finer granularity of physical memory management. characteristics of CMOS. Using this technology, the iAPX 386 is designed to operate at 12 and 16 MHz.

Pipelined Microarchitecture

The iAPX 386's pipelined architecture provides parallel fetching, decoding, execution and address translation inside the CPU. Like the 286, four units are included in the pipeline. The Bus Interface Unit generates the bus transactions and keeps the prefetch queue and the code cache full and ready for access by the Decode Unit. The Decode Unit breaks each instruction into a fully decoded equivalent and places it in the instruction queue, ready for fast and efficient execution by the Execution Unit. The Address Unit performs the address calculation and the protection checks for virtual and physical memory management (see Figure 1). This highly pipelined organization erradicates instruction fetch and decode times as consumers of execution time, providing a radical improvement in performance.

The iAPX 386 supports a full family of specialized coprocessors. Coprocessors allow separation of specialized functions at the component level, so that the user can tailor the system's functionality and performance to his application while optimizing the design for cost. Multiple coprocessors are supported by the 386, such as the new numerics coprocessor for the 386, the 80387, the Ethernet Local Area Network coprocessor, the 82586, and the text coprocessor, the 82730.

PERFORMANCE

Inside the pipeline, a code cache, a segment descriptor cache, and a page descriptor cache maintain instructions and memory information ready for immediate use by the CPU.

On-Chip Code Cache

The instruction cache improves processor performance by providing an instruction fetch path that is much faster than an external bus, and which decreases the consumption of bus bandwidth for instruction fetch cycles. The instruction cache maps the most recently referenced memory locations to high-speed on-chip memory. Most programs exhibit a high degree of locality of reference, so that even though the cache memory is much smaller than the system memory, the mapping of the most recently referenced locations ensures a high hit rate in the cache. Overall system performance is typically increased by 20 to 30%.

The iAPX 386 provides two to three times the performance of the industry performance-leader, the iAPX 286. A combination of advanced technology, pipelined architecture, on-chip code and descriptor caches, high performance bus and high speed coprocessors provide this improvement. With the higher execution speed, the designer can develop more complex systems and applications, increasing the appeal of his end product to the market.

CHMOS

Intel's advanced CHMOS III process (Complementary High Speed Metal Oxide Semiconductor) eliminates the frequency and reliability limitations of traditional CMOS processes and opens a new era in microprocessor performance. It combines the high performance capabilities of Intel's leading HMOS III technology with the high density and low power

Segment and Page Descriptor Caches

The segment descriptor and page descriptor caches maintain information on the working set inside the CPU. This information is available for immediate access, eliminating references to memory-based segment or page tables when accessing the task's address space.

These descriptors are in the on-chip memory management unit, which provides a further increase in performance. By performing memory management onchip, the 386 eliminates any memory access delays required by other implementations that use off-chip memory management units. The result is high performance and relaxed memory access time requirements. Address translation in parallel with the





ADVANCED INFORMATION

CPUing CACHE	MEMORY	

80386

Figure 2. Cache Memory

rest of the CPU execution adds to the overall performance improvement.

High Speed Bus

The iAPX 386 implements a 32-bit data path and 12 MHz or 16 MHz bus clock to provide a throughput rate 2 to 4 times that of current microprocessor systems. This high speed bus increases overall system performance by insuring prompt transfers between the CPU, memory and peripherals without becoming a bottleneck for the system. An estimated system performance increment of about 20% is achieved via this high speed bus.

SUPERMICRO SUPPORT

The iAPX 386 provides complete 32-bit support as well as Supermicro support. Data types, registers and instructions have been expanded to support 32-bit systems.

Data Types

The data types are the same as in the 286: arithmetic, floating point, byte string, and bit field. Table 1 presents an overview of the data types available under each category.

Coprocessors

To provide even higher system performance, the iAPX 386 will support advanced coprocessors. The 80387, the numerics coprocessor for the iAPX 386, is software compatible with the 8087 and 80287, and will perform numeric calculations at more than 4 times the speed of the 287. Numeric intensive applications in a 386/387 system will run significantly faster than even the performance leading 286/287 systems.

Other coprocessors will also support the iAPX 386. For example, the 82586 Ethernet LAN and the 82730 Text coprocessors will run with the 386, offloading the CPU of the functions for which these two coprocessors are specially designed, further increasing system performance.

Arithmetic	8-, 16-, 32-bit integers 8-, 16-, 32-bit ordinals Unsigned packed decimal - BCD Unsigned unpacked decimal - BCD
Floating Point	Supported in 80387 coprocessor 16-, 32-, 64-bit integer 32-, 64-, 80-bit IEEE P754 standard 80-bit decimal format
Byte String	Variable length: 0 to 4 Gigabytes
Bit Field	1 or more bits

Instruction Set

The iAPX 386's instruction set provides for full 32-bit data manipulation and addressing, in addition to 8-and 16-bit data, and 16-bit compact addressing. The 386's instruction set is a superset of the 286's, and allows full compatibility with the iAPX 86, 186, and 286.

All existing instructions have been extended to support 32-bit addresses and operands. New bit manipulation and other instructions have been added for extra flexibility in designing complex software. Operating systems, compilers and graphics applications will benefit from these new instructions.

Register Sets

The general registers of the 386 support 32-bit data and addressing. They also provide for 8- and 16-bit data and 16-bit compact addressing, thereby offering total software compatibility. Figure 3 shows a model of the general register set.

Memory Addressability

The iAPX 386 provides complete 32-bit addressability to very large memories. Table 2 indicates the memory addressability of the 386.

The 386's large addressability allows for direct mapping of the large mass storage devices that will be available in the future, such as advanced winchester and video disks, into virtual memory.

Table 2 - Memory Addressability

Physical Memory	4 Gigabytes
Segment Offset	4 Gigabytes
Virtual Memory per task	64 Terabytes

The segment registers of the iAPX 86 family are identical in the 386 with the addition of non-dedicated segment registers, FS and GS, for increased flexibility in simultaneously manipulating multiple data structures. Figure 4 provides a model of the segment register set.

Effective Addressing

The iAPX 386's effective addressing is an expansion of the 286 model. Just like in the 286, an optional base is added to an optional index and then to an optional displacement to provide the offset. The 386's mechanism is fully compatible with the rest of the iAPX 86 family. Table 3 indicates the choices available for address calculation.



Figure 3. General Register Set





ADVANCED INFORMATION



Figure 4. Segment Register Set

Memory Management Model — Segmentation and Paging

Memory management and protection allows designers to use system memory efficiently, while at the same time providing a mechanism to use virtual memory. Product development is simplified, both hardware and software.

The iAPX 386 offers on-chip memory management and protection to provide for the management and protection of the entire system memory. Not only does it increase performance by being on-chip, but it reduces system costs by eliminating external memory management units; by simplifying development of memory management software; by reducing memory access requirements, and by providing complete compatibility from a 286 to a 386 system and from a 386 system to other 386 systems. Table 4 summarizes the benefits of the on-chip memory management unit.

The iAPX 386 offers segmented virtual memory and optional paging for physical memory management and swapping.

SEGMENTATION

Segmentation provides the management of virtual memory. To the programmer, it is a natural way of organizing programs. He can set up various segments for different types of data (file buffers, program

Table 3 - Address Calculation

None, 8, or 16-bit	OPTIONAL DISPLACEMENT	None, 8, or 32-bit
16-bit Index Register	INDEX	32-bit Index Register
None, or	+ OPTIONAL	None, or
16-bit Base Register	BASE	32-bit Base Register
None, or	+ OPTIONAL	None, or
CS, SS, DS, ES	SEGMENT	CS, SS, DS, ES, FS, GS
(86/186/286 Compatible)		52-DIL

Table 4 - Elimination of an External MMU

Increases	Reduces
System Performance Compatibility and Upgrade Path Overall Memory Bandwidth System Reliability	System Cost — Extra Hardware — Extra Software — Faster Memories Development time System Complexity Risk of Incompatibility

variables, work areas, etc.). He can also break up the virtual memory according to the organization of the program routines, permitting modular compilation of

mechanism to protect the programmer's code and data directly as he sees it: in variable size chunks, large or small.

PAGING

With the advent of the potential for large multimegabyte segments, a more granular mechanism to manage physical memory becomes necessary in swapping systems. While this is not an issue for static systems, loading and unloading segments of hundreds of kilobytes to megabytes into physical memory can be slow and cumbersome. To avoid this, the iAPX 386 offers paging to manage physical memory. Placed under segmentation, it breaks up large segments into small fixed size blocks. Instead of having to load the entire segment, the operating system can load the individual pages as needed. This simplifies the management of physical memory. It also provides for small physical memory allocation for each task. Rather than having many megabytes per task present in physical memory, the 386's operating system only needs to keep the current pages. This feature takes advantage of the locality of reference displayed by most programs and takes advantage of swapping.

the different routines at separate times.

Code and data, by nature, are of variable size. Segmentation provides the right virtual memory fit, assigning only as much memory as needed for the individual routines and data. It is a way of directly relating memory organization and usage to the code and data structures.

Segmentation also simplifies the sharing of modules. A single descriptor applies to an entire data structure to allow fast, efficient control and sharing of programs. For the operating system, it is very easy to transfer the module descriptors to another task to share a program.

Finally, segmentation provides for protection. Since an entire code module or data structure is defined by a single descriptor, this descriptor can also uniquely specify the usage and attributes of the segment. Segment limits help detect limit violations or stack overflow, allowing these errors to be automatically detected, prevented and reported to the operating system. Segmentation provides the Paging is optional and completely transparent to the application programmer. Its presence does not affect his programming at all; he can assume that it does not exist. Paging is a tool for the developer of the swapping system. Paging by itself, though, cannot easily provide the protection, modularity, and the sharing of programs that segmentation allows.

Paging and segmentation are complementary and together provide the best memory management and protection solution. Segmentation is optimal for the way a programmer sees and protects his program. Managing large physical memories for large code and data structures in swapping systems makes good use of paging. Table 5 summarizes this complementary nature of segmentation and paging.

Table 5 - Segmentation and PagingA Complementary Pair

SEGMENTATION

- Large virtual space per task
- Variable size to match code and data structure
- One segment may represent entire code or data structure
- Tool for applications programmer

PAGING

- Fine and regular granularity for physical memory management
- Small working sets for large tasks — Many memory resident tasks
- Swapping and physical memory management tool
 - Invisible to applications programmer

Segmentation Description

The segmentation mechanism of the iAPX 386 is identical to the iAPX 286's. This mechanism, very similar to the one used in Multics and the Burroughs B5000 computers, uses a selector held in a segment register to point to a segment of the user's address space via a descriptor. This descriptor holds the base address, limit, access rights and protection information. The base address is added to the effective address to obtain the 32-bit address. See figure 5 for details.

Paging Description

If paging is used, the linear address generated by the segmentation mechanism is mapped through page tables to obtain the physical memory address of the desired information. See figure 6 for more details.

Paging is an optional feature. Disabling it provides a memory mechanism identical to the 286's. This means that 286 operating systems can easily migrate directly into the 386 with complete assurance that the memory management and protection will work the same. This allows simple migration of 286-based operating systems to very high performance 386 systems and quick time to market. and data within a task. This allows a combination of operating system, system services, shared libraries and application programs to reside in a common virtual address space, yet be protected. The highest privilege level is typically reserved for the operating system kernel, the most trusted program in the system. Other levels below the kernel can be configured to include system and application services code, as well as the application itself. Structured operating system design is encouraged by this mechanism, making operating systems simpler to implement and easier to maintain. Figure 7 represents this protection model.

Quick, controlled access to the data and routines at each level is directly provided by the 386 integrated protection. This preserves system integrity as well as the high performance of the iAPX 386.

Protection

As mentioned before, the iAPX 386 offers hardware enforced protection. The mechanism is the same as the 286's, insuring software compatibility. Tasks are isolated and protected from each other. This guarantees that code and data will not be damaged by bugs in other programs.

In addition, the protection mechanism offers four privilege levels to provide protection of sensitive code

Multitasking

Many advanced applications require multiple activities to be in process at any given instance. This requires systems to perform task switches frequently. To improve the performance of these systems, the 386, just like the 286, offers hardware integrated multitasking. What this means is that the traditional steps involved in task switching, storing the task context, loading the next task and giving it control, are automatically performed in hardware. This simplifies operating system development by moving most of the task switch chores to the hardware, while at the same time improving performance. Hardware supported multitasking execution takes a lot less time than a software implementation. The system can switch among many tasks quickly and often, without incurring performance degradation.



Figure 5. Segmentation Mechanism





Figure 6. Paging Under Segmentation

SOFTWARE COMPATIBILITY

The iAPX 386 continues the evolution of the iAPX 86 family by maintaining full compatibility at the object-

code level with the 8086, 8088, 80186, 80188, and 80286 microprocessors. This compatibility provides immediate access to the largest base of 16-bit



Figure 7. Protection Model



microprocessor software in existence. The designer preserves his investment in software, both applications and operating systems, and can add new software to his system quickly and efficiently.

To utilize the majority of the application software, no recompilation or reassembly is necessary. Exceptions might exist for speed or input/output configurationdependent software, but the majority of the software will run unchanged.

The same is true of operating systems. Not only is the software compatible at the object-code level, but since the segmented memory management and protection mechanism of the 286 and 386 are identical, no changes are necessary to the operating system routines in charge of managing the memory. If paging is going to be used, routines to manage the pages formance in the industry, but with its 32-bit Supermicro capabilities of virtual memory and multitasking support, it will serve as the standard in 32-bit processing. A full line of coprocessors insures additional performance and functionality to meet the designer's needs.

With its complete software compatibility with the iAPX 86 family, the iAPX 386 allows the designer to develop a very powerful and advanced system, while reducing his time to market. The software base available for the 386 is the largest in the industry, based on the industry standard, the iAPX 86 architecture.

With such advanced capabilities and software base, the iAPX 386 provides the designer with the most comprehensive and best supported 32-bit solution.

can be added under the segmentation software.

In other words, iAPX 86 family software, both operating systems and applications, will run on the iAPX 386 without changes and at significantly higher speeds. Not only does the designer protect his software investment, but he can reduce his time to market by using existing 86 software in his new 386 system.

SUMMARY

The iAPX 386 is the most advanced 32-bit microprocessor. It not only provides the highest per-

DOCUMENTATION

Further information is provided in the following documents:

Introduction to the iAPX 286, #210308-001 iAPX 286 Programmer's Reference Manual, #210498-002 iAPX 286 Operating System Writer's Guide, #121960-001





Figure 8. Software Compatibility in iAPX 86 Family



U.S. SALES OFFICES

ALABAMA

Intel Corp 303 Williams Avenue, S.W. Suite 1422 Huntsville 35801 Tel. (205) 533-9353

ARIZONA

Intel Corp 11225 N. 28th Drive Suite 2140 Phoenix 85029 Tel. (602) 869-4980

CALIFORNIA

Intel Corp 1010 Hurley Way Suite 300 Sacramento 95825 Tel: (916) 929-4078

Intel Corp. 7670 Opportunity Road Suite 135 San Diego 92111 Tel: (714) 268-3563

Intel Corp * 2000 East 4th Street Suite 100 Santa Ana 92705 Tel: (619) 835-9642 TWX: 910-595-1114

Intel Corp * 1350 Shorebird Way Mt. View 94043 Tel: (415) 968-8086 TWX: 910-339-9279 910-338-0255

GEORGIA

Intel Corp. 3300 Holcombe Bridge Road Suite 225 Norcross 30092 Tel. (404) 449-0541

ILLINOIS

Intel Corp 2550 Golf Road, Suite 815 Rolling Meadows 60008 Tel: (312) 981-7200 TWX: 910-651-5881

INDIANA

Intel Corp. 9100 Purdue Road Suite 400 Indianapolis 46268 Tel: (317) 875-0623

IOWA

Intel Corp. St. Andrews Building 1930 St. Andrews Drive N.E. Cedar Rapids 52402 Tel: (319) 393-5510

KANSAS

Intel Corp. 8400 W. 110th Street Suite 170 Overland Park 66210 Tel: (913) 642-8080

NEW JERSEY

Intel Corp.* Raritan Plaza III Raritan Center Edison 08837 Tel: (201) 225-3000 TWX 710-480-6238

NEW MEXICO

Intel Corp. 1120 Juan Tabo N.E. Albuquerque 87112 Tel: (505) 292-8086

NEW YORK

Intel Corp.* 300 Vanderbilt Motor Parkway Hauppauge 11788 Tel: (516) 231-3300 TWX: 510-227-6236 Intel Corp. 80 Washington Street Poughkeepsie 12601 Tel: (914) 473-2303 TWX: 510-248-0060 Intel Corp.* 211 White Spruce Boulevard Rochester 14623 Tel: (716) 424-1050 TWX: 510-253-7391

T-Squared 6443 Ridings Road Syracuse 13206 Tel: (315) 463-8592

PENNSYLVANIA

Intel Corp.* 510 Pennsylvania Avenue Fort Washington 19034 Tel: (215) 641-1000 TWX: 510-661-2077

Intel Corp.*

201 Penn Center Boulevard Suite 301W Pittsburgh 15235 Tel: (412) 823-4970 Q.E.D. Electronics 300 N. York Road Hatboro 19040 Tel: (215) 674-9600

TEXAS

Intel Corp.* 12300 Ford Road Suite 380 Dallas 75234 Tel: (214) 241-8087 TWX: 910-860-5617

Intel Corp.* 7322 S.W. Freeway Suite 1490 Houston 77074 Tel: (713) 988-8086 TWX: 910-881-2490

Industrial Digital Systems Corp. 5925 Sovereign Suite 101 Houston 77036 Tel: (713) 988-9421

Intel Corp.* 5530 Corbin Avenue Suite 120 Tarzana 91356 Tel: (213) 708-0333 TWX: 910-495-2045

COLORADO

Intel Corp 4445 Northpark Drive Suite 100 Colorado Springs 80907 Tel: (303) 594-6622

Intel Corp." 650 S. Cherry Street Suite 720 Denver 80222 Tel: (303) 321-8086 TWX: 910-931-2289

CONNECTICUT

Intel Corp. 36 Padanaram Road Danbury 06810 Tel: (203) 792-8366 TWX: 710-456-1199

EMC Corp. 393 Center Street Wallingford 06492 Tel: (203) 265-6991

FLORIDA

Intel Corp. 1500 N W 62nd Street Suite 104 Ft Lauderdale 33309 Tel: (305) 771-0600 TWX: 510-956-9407

Intel Corp 500 N. Maitland Suite 205 Maitland 32751 Tel: (305) 628-2393 TWX: 810-853-9219

LOUISIANA

Industrial Digital Systems Corp 2332 Severn Avenue Suite 202 Metairie, LA 70001 Tel: (504) 831-8492

MARYLAND

Intel Corp.* 7257 Parkway Drive Hanover 21076 Tel: (301) 796-7500 TWX: 710-862-1944

Intel Corp. 1620 Elton Road

Silver Spring 20903 Tel: (301) 431-1200

MASSACHUSETTS

Intel Corp.* 27 Industrial Avenue Cheimsford 01824 Tel: (617) 256-1800 TWX: 710-343-6333

EMC Corp. 385 Elliot Street Newton 02164 Tel: (617) 244-4740 TWX: 922531

MICHIGAN

Intel Corp." 26500 Northwestern Hwy Suite 401 Southfield 48075 Tel: (313) 353-0920 TWX: 810-244-4915

MINNESOTA

Intel Corp 3500 W 80th Street Suite 360 Bloomington 55431 Tel: (612) 835-6722 TWX: 910-576-2867 TWX: 710-541-0554

T-Squared 7353 Pittsford Victor Road Victor 14564 Tel: (716) 924-9101 TWX: 510-254-8542

NORTH CAROLINA

Intel Corp. 2306 W. Meadowview Road Suite 206 Greensboro 27407 Tel: (919) 294-1541

OHIO

Intel Corp.* 6500 Poe Avenue Dayton 45414 Tel: (800) 325-4415 TWX: 810-450-2528

Intel Corp.⁴ Chagrin-Brainard Bldg., No. 300 28001 Chagrin Boulevard Cleveland 44122 Tel: (216) 464-6915 TWX: 810-427-9298

OKLAHOMA

Intel Corp 4157 S. Harvard Avenue Suite 123 Tulsa 74135 Tel: (918) 749-8688

OREGON

Intel Corp. 10700 S.W. Beaverton Hillsdale Highway Suite 22 Beaverton 97005 Tel: (503) 641-8086 TWX: 910-467-8741

-

Intel Corp. 313 E. Anderson Lane Suite 314 Austin 78752 Tel: (512) 454-3628

UTAH

Intel Corp. 268 West 400 South Salt Lake City 84101 Tel: (801) 533-8086

VIRGINIA

Intel Corp. 1603 Santa Rosa Road Suite 109 Richmond 23288 Tel. (804) 282-5668

WASHINGTON

Intel Corp. 110 110th Avenue N E Suite 510 Bellevue 98004 Tel: (206) 453-8086 TWX: 910-443-3002

WISCONSIN

Intel Corp 450 N. Sunnyslope Road Suite 130 Brookfield 53005 Tel: (414) 784-9060

MISSOURI

Intel Corp. 4203 Earth City Expressway Suite 131 Earth City 63045 Tel: (314) 291-1990

"Field Application Location



INTEL EUROPEAN SALES OFFICES

BELGIUM

Intel Corporation S A Parc Seny Rue du Moulin a Papier 51 Boite 1 B-1160 Brussels Tel (02) 661 07 11 TELEX 24814

DENMARK

Intel Denmark A.S* Lyngbyvei 32F 2nd Floor DK-2100 Copenhagen East Tel. (01) 18 20 00 TELEX: 19567

FINLAND

Intel Finland OY Hameentie 103 SF - 00550 Helsinki 55 Tel: 0/716 955 TELEX: 123 332

FRANCE

Intel Corporation, S.A.R.L.* 5 Place de la Balance Silic 223 94528 Rungis Cedex Tel. (01) 687 22 21 TELEX 270475

Intel Corporation IS A B L Immeuble BBC 4 Qual des Etroits 69005 Lyon Tel. (7) 842 40 89

WEST GERMANY

Intel Semiconductor GmbH* Seidistrasse 27 D-8000 Muenchen 2 Tel (89) 53891 TELEX 05-23177 INTL D Intel Semiconductor GmbH* Mainzer Strasse 75 D-6200 Wiesbaden 1 Tel: (6121) 70 08 74 TELEX 04186183 INTW D Intel Semiconductor GmbH Brueckstrasse 61 7012 Fellbach West Germany Tel: (711) 58 00 82 TELEX: 7254826 INTS D Intel Semiconductor GmbH* Hohenzollern Strasse 5* 3000 Hannover 1 Tel (511) 34 40 81

TELEX: 923625 INTH D Intel Semiconductor GmbH Ober-Ratherstrasse 2

D-4000 Dusseldorf 30 Tel. (211) 65 10 54 TELEX: 08-58977 INTL D

ISRAEL

Intel Semiconductor Ltd * P O Box 1659 Haifa Tel 4:524 261 TELEX 46511

ITALY

Intel Corporation Italia Spat Milanofiori, Palazzo E 20094 Assago (Milano) Tel: (02) 824 00 06 TELEX: 315183 INTMIL

NETHERLANDS

Intel Semiconductor Nederland B V * Alexanderpoort Building Marten Meesweg 93 3068 Rotterdam Tel: (10) 21 33 77 TELEX: 22283

NORWAY

Intel Norway A/S P.O. Box 92 Hvamvelen 4 N-2013 Skjetten Tel. (2) 742 420 TELEX: 18018

SWEDEN Intel Sweden A.B.* Box 20092 Archimedesvagen 5

S-16120 Bromma Tel: (08) 98 53 85 TELEX: 12261

SWITZERLAND Intel Semiconductor A.G. Forchstrasse 95 CH 8032 Zurich Tel: (01) 55 45 02 TELEX: 57989 ICH CH

UNITED KINGDOM Intel Corporation (U.K.) Ltd." 5 Hospital Street Nantwich, Cheshire CW5 5RE Tel: (0270) 626 560 TELEX: 36620 Intel Corporation (U.K.) Ltd." Pipers Way Swindon, Wiltshire SN3 1RJ

Tel (0793) 488.388 TELEX: 444447 INT SWN

*Field Application Location

EUROPEAN DISTRIBUTORS/REPRESENTATIVES

AUSTRIA

Bacher Elektronische Geraete GmbH Rotemuenigasse 26 A 1120 Vienna Tel (222) 83 63 96 TELEX 11532 BASAT A

SELGIUM

Inelco Belgium S A Avel des Croix de Guerre 94 B1120 Brussels Tel (02) 216 01 60 TELEX 25441

DENMARK

MultiKomponent A/S Fabriksparken 31 DK-2600 Gloskrup Tel. (02) 45 66 45 TX: 33355

FINLAND

Oy Fintronic AB Melkonkatu 24 A SF-00210 Helsinki 21 Tel: (0) 692 60 22 TELEX: 124 224 Ftron SF

FRANCE

GENERIM Z I de Courtaboeuf Avenue de la Baltique 91943 Les Ulis Cedex-B P 88

WEST GERMANY

Electronic 2000 Vertriebs A G Neumarkter Strasse 75 D-8000 Munich 80 Tel. (89) 43 40 61 TELEX. 522561 EIEC D

Jermyn GmbH Postfach 1180 Schulstrasse 48 D-6277 Bad Camberg Tel. (06434) 231 TELEX 484426 JERM D

Celdis Enatechnik Systems GmbH Schillerstrasse 14 D-2085 Quickborn-Hamburg Tel: (4106) 6121 TELEX: 213590 ENA D

METROLOGIE GmBH Hansastrasse 15 8000 Munich 80 Tel (89) 57 30 84 TELEX D 5212189

Proelectron Vertriebs GmbH Max Planck Strasse 1-3 6072 Dreieich bei Frankfurt Tel (6103) 33564 TELEX 417983

IRELAND

Micro Marketing Glenageary Office Park Glenageary Co. Dublin

NETHERLANDS

Koning & Hartman Koperwerf 30 P O Box 43220 2544 EN 's Gravenhage Tel 31 (70) 210 101 TELEX 31528

NORWAY

Nordisk Elektronic (Norge) A/S Postolfice Box 122 Smedsvingen 4 1364 Hvalstad Tel (2) 786 210 TELEX 16963

PORTUGAL

Ditram Componentes E Electronica LDA Av. Miguel Bombarda, 133 P1000 Lisboa Tel. (19) 545 313 TELEX: 14182 Brieks-P

SPAIN

Interface S A Ronda San Pedro 22, 3 Barcelona 10 Tel (3) 301 78 51 TWX 51508 ITT SESA Miguel Angel 23-3 Madrid 10 Tel (1) 419 54 00

SWITZERLAND

Industrade AG Gemsenstrasse 2 Postcheck 80 - 21190 CH-8021 Zurich Tel: (01) 363 23 20 TELEX: 56788 INDEL CH

UNITED KINGDOM

Bytech Ltd. Unit 57 London Road Earley, Reading Berkshire Tel: (0734) 61031 TELEX: 848215

Comway Microsystems Ltd. Market Street UK-Bracknell, Berkshire Tel: 44 (344) 55333 TELEX: 847201 Jermyn Industries

Vestry Estate Sevenoaks, Kent Tel: (0732) 450144 TELEX: 95142

M.E.D.L East Lane Road North Wembley Middlesex HA9 7PP Tel: (01) 904 93 07 TELEX. 28817





INTEL CORPORATION, 3065 Bowers Ave., Santa Clara, CA 95051; Tel. (408) 987-8080.

INTEL INTERNATIONAL Ltd., Swindon, United Kingdom; Tel. (0793) 488 388.

INTEL JAPAN k.k., Ibaraki-ken; Tel. 029747-8511.

Printed in U.S.A./E-4034/5K/0884/BL LD Microprocessor