SONY.

ICX039BLA

1/2 inch CCD Image Sensor for CCIR B/W Camera

Description

ICX039BLA is an interline transfer CCD solid-state imager suitable for CCIR 1/2 inch B/W video cameras. High sensitiveness is achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.

This chip features a field integration read out system, an electronic shutter with variable charge-storage time and 20 pin Cer-DIP package.

Features

- · High image, high sensitivity and low dark current (+6dB compare with ICX039ALA)
- Consecutive various speed shutter 1/50s. (Typ.), 1/120s. to 1/10000s.
- Low smear
- High antiblooming
- Horizontal register 5V drive
- Reset gate 5V drive

Device Structure

- Optical size 1/2 inch format
- Number of effective pixels 752 (H) × 582 (V) Approx. 440k pixels
- Number of total pixels 795 (H) × 596 (V)
- Interline transfer CCD image sensor
- 7.95 mm (H) ×6.45 mm (V) Chip size
- Unit cell size 8.6 μm (H) ×8.3 μm (V)
- Optical black Horizontal (H) direction
 - Vertical (V) direction
- Number of dummy bits Horizontal
- Substrate material
- Vertical

Front 12 pixels Rear 2 pixels 22

1 (even field only)



Optical black position (Top View)

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

1



Approx. 470k pixels

Front 3 pixels Rear 40 pixels

Silicon



Absolute Maximum Ratings

	ltem	Ratings	Unit	Remarks
Substrate voltag	e SUB-GND	-0.3 to +55	V	
Supply voltage	VDD, VRD, VOUT, V35 - GND	-0.3 to +18	V	
	VDD, VRD, VOUT, V35 - SUB	-55 to +10	V	
Clock input	$V \Rightarrow 1, V \Rightarrow 2, V \Rightarrow 3, V \Rightarrow 4 - GND$	-15 to +20	V	
voltage	$V \phi$ 1, $V \phi$ 2, $V \phi$ 3, $V \phi$ 4 – SUB	to +10	V	
Voltage different	ce between vertical clock input pins	to+15	V	* (Max.)
Voltage differend	ce between horizontal clock input pins	to+17	V	
V	ά 4	-17 to +17	V	
LH of 1, RG, Voo	- GND	-10 to +15	V	
LH ϕ 1, RG, Vgg	– SUB	-55 to +10	V	
VL –SUB		65 to +0.3	V	
Beside GND, SL	IB-VL	-0.3 to +30	V	
Storage tempera	iture	-30 to +80	°C	<u> </u>
Operating tempe	erature	–10 to +60	°C	

* +27V (Max.) when clock width < 10 µs, duty factor < 0.1%.</p>

- 2 -

Bias Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Output amplifier drain voltage	Vod	14.55	15.0	15.45	V	
Reset drain voltage	VRD	14.55	15.0	15.45	v	VRD=VDD
Output amplifier gate voltage	Vaa	1.75	2.0	2.25	v	
Output amplifier source	Vss	Ground t 390 Ω re		<u> </u>		± 5%
Substrate voltage adjustment range	Vsub	9.0	r <u> </u>	18.5	V	*2
Fluctuation range after substrate voltage adjustment	Δ Vsub	-3		+3	%	<u></u>
Reset gate clock voltage adjustment range	VRGL	1.0		4.0	V	*2 *6
Fluctuation range after reset gate clock voltage adjustment		-3		+3	%	
Protective transistor bias	VL	·	*3	Ľ		<u> </u>

DC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Output amplifier drain current	loo		5		mA	
Input current	lini			1	μA	*4
Input current	İIN2			10	μA	*5

*2 Substrate voltage (Vsub) • reset gate clock voltage (VRGL) setting value display. Setting values of substrate voltage and reset gate clock voltage are displayed at the back of the device through a code address. Adjust substrate voltage (Vsub) and reset gate clock voltage (VRGL) to the displayed voltage. Fluctuation range after adjustment is ± 3%.

> Vsue code address -1 digit display VRGL code address -1 digit display

VRGL address code

Code addresses and actual numerical values correspond to each other as follows.

VRGL addre	ess co	ode	Ī	1	2	3	4	5	6	7										
Numerical	value)		1.0	1.5	2.0	2.5	3.0	3.5	4.0										
Vsus address code	E	f	G	h	L	к	L	m	N	P	Q	R	s	Т	U	v	w	x	Y	z
Numerical value	9.0	9.5	10.0	10.5	5 11.0	11.5	12.0	12.5	13.0	13.5	14.0	14.5	15.0	15.5	16.0	16.5	17.0	17.5	18.0	18.5

<Example> "5L" → VRGL=3.0V VsuB=12.0V

*3 VL setting is the VvL voltage of the vertical transfer clock waveform.

- 3 ---

• •

- *4 1. Current to each pin when 18V is applied to Voo, Vour, Vss and SUB pins, while pins that are not tested are grounded.
 - 2. Current to each pins when 20V is applied sequentially to V φ 1, V φ 2, V φ 3, V φ 4, H φ 1 and H φ 2, while pins that are not tested are grounded. However, 20V is applied to SUB.
 - 3. Current to each pins when 15V is applied sequentially to pins RG, LH φ 1 and Vgg, while pins that are not tested are grounded. However, 15V is applied to SUB.
 - 4. Current to VL pin when it is grounded, while 30V is applied to all pins except pins that are not tested. However, GND and SUB pins are kept open.
- *5 Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.

Clock Voltage Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Read out clock voltage	Vvr	14.55	15.0	15.45	v	1	
	VVH1, VVH2	-0.05	0	0.05	V	2	Vvh=(Vvh1+Vvh2)/2
	VVH3, VVH4	-0.2	0	0.05	V	2	
	Vvl1, Vvl2, Vvl3, Vvl4	-9.6	-9.0	-8.5	v	2	Vvl=(Vvl3+Vvl4)/2
	Vøv	8.3	9.0	9.65	v	2	V ф v=Vvнn –Vv∟n (n=1 to 4)
Vertical transfer clock voltage	Vvh1 –Vvh2			0.1	V	2	
CICCR FOLLAGE	Vvнз –Vvн	0.25		0.1	V	2	
· ·	Vvh4 –Vvh	-0.25		0.1	V	2	
	Vvнн			0.5	V	2	High level coupling
	VVHL			0.5	V	2	High level coupling
	Vvlh			0.5	V	2	Low level coupling
<u> </u>	Vvll			0.5	V	2	Low level coupling
Horizontal transfer	Vфн	4.75	5.0	5.25	V	3	
clock voltage	VHL	-0.05	0	0.05	V	3	
Horizontal final stage transfer clock	VLHH	4.75	5.0	5.25	V	4	
voltage		0.05	0	0.05	V	4	······································
Reset gate clock	V ¢ rg	4.5	5.0	5.5	V	5	*6
voltage	VRGLH -VRGLL			0.8	V	5	Low level coupling
Substrate clock voltage	V ¢ sua	23.0	24.0	25.0	v	6	

*6 No adjustment of reset gate clock voltage is necessary when reset gate clock is driven as indicated below. In this case, reset gate clock voltage set point displayed on back of image sensor has no meaning.

ltem	Symbol	Min,	Тур.	Max.	Unit	Waveform diagram	Remarks
Reset gate clock		-0.2	0	0.2	V	5	
voltage	V ¢ rg	8.5	9.0	9.5	V	5	†

Clock Equivalent Circuit Constant

ltem	Symbol	" Min.	Тур.	Max.	Unit	Remarks
Capacitance between vertical transfer	С ф v1, С ф v3		1800		pF	
clock and GND	С ф v2, С ф v4		2200		pF	
Capacitance between vertical transfer	С ф V12, С ф V34		450		pF	
clocks	C φ V23, C φ V41		270		рF	
Capacitance between horizontal transfer clock and GND	Сфн1,Сфн2		62		pF	
Capacitance between horizontal transfer clocks	Сфнн		47		pF	
Capacitance between horizontal final stage transfer clock and GND	Сфин		8		pF	<u> </u>
Capacitance between reset gate clock and GND	C ¢ RG	*	8		pF	
Capacitance between substrate clock and GND	С ф ѕив		400	17 <u>11 1</u>	∙ pF	
Vertical transfer clock serial resistor	R1, R2, R3, R4		68		Ω	·
Vertical transfer clock ground resistor	Rgnd		15		Ω	



Vertical transfer clock equivalent circuit



Horizontal transfer clock equivalent circuit

ICX039BLA

• ;

Drive Clock Waveform Conditions

(1) Read out clock waveform





— 6 —

(3) Horizontal transfer clock waveform diagram



(4) Horizontal final stage transfer clock waveform diagram



(5) Reset gate clock waveform diagram



VRGLH is the maximum value and VRGLL the minimum value of the coupling waveform in the period from Point A in the diagram above to RG rise.

VRGL is the mean value for VRGLH and VRGLL.

VRGL=(VRGLH + VRGLĽ)/2

VRGH is the minimum value for twh period.

V & RG=VRGH -- VRGL

- 7 -

(6) Substrate clock waveform



Clock Switching Characteristics

ltem	Symbol		twh			twi			tr	-		ť			
	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Remarks
Read out clock	VT	2.3	2.5						0.5			0.5		μs	During read out
Vertical transfer clock	Vφ1, Vφ2, Vφ3, Vφ4										0.015		0.25	μs	*7
Horizontal transfer clock	Нφ		20			20			15	19	*8	15	19	ns	During imaging
Horizontal final stage clock	LΗφ		20			20			15	19	*8	15	19	กร	During imaging
Horizontal transfer/horizontal final stage clock	Ηφ1, LΗφ		5.38					-	0.01			0.01		μs	During parallel
Horizontal transfer clock	Нф₂					5.38			0.01			0.01		μs	serial conversion.
Reset gate clock	φ RG	11	13			51			3			3		ns	·
Substrate clock	ф ຣບອ	1.5	1.8							0.5		:	0.5	μs	During charge

*7 When vertical transfer clock driver CXD1250 is in use.

*8 tf≧tr–2ns

ltem	Symbol		two		11-16	D
	Symbol	Min.	Тур.	Max.	Unit	Remarks
Horizontal transfer clock	Ηφ	16	20		ns	*9
Horizontal transfer/horizontal final stage clock	Η φ 2, LH φ	16	20		ns	* 10

*9 "two" is the overlap period of horizontal transfer clocks H φ 1 and H φ 2's twh and twl.

*10 "two" is the overlap period of horizontal transfer clock H φ 2's twl and horizontal final stage transfer clock LH φ 's twh'.

- 8 -

Operating Characteristics

Operating Charact	eristics						(Ta=25 ℃)
ltem	Symbol	Min.	Тур.	Ma x.	Unit	Test method	Remarks
Sensitivity	S	280	360		mV	1	
Saturation signal	Vsat	540	1		mV	2	Ta=60 ℃
Smear	Sm		0.009	0.015	%	3	
Video signal shading	SH			20	%	4	Zone 0, I
video signal shading	51			25	%	4	Zone 0 to II'
Dark signal	Vdt			2	⊸mV	5	Ta=60 ℃
Dark signal shading	∆ Vdt			1	mV	6	Ta=60 ℃
Flicker	F	···		2	%	7	
Lag	Lag			0.5	%	8	

Zone Chart of Video Signal Shading



Image Sensor Characteristics Test Method

© Test conditions

- ① Through the following tests the substrate voltage and reset gate clock voltage are set to the value displayed on the device, while the device drive conditions are at the typical value of the bias and clock voltage conditions.
- (2) Through the following tests defects are excluded and, unless otherwise specified, the optical black level (Hence forth referred to as OB) is set as the reference, the values obtained at (A) point in the figure at the Drive Circuit are utilized.

9

O Definition of standard imaging conditions

- ① Standard imaging condition I: (As imaging device) Use a pattern box (luminance 706 cd/m², color temperature 3200K Halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t=1.0mm) as IR cut filter and image at F8. At this time, light intensity to sensor receiving surface is defined as standard sensitivity testing light intensity. Signal output average value in this condition is called VA.
- ② Standard imaging condition II: Image a light source (color temperature of 3200K) which uniformity of brightness is within 2% at all angles. Use a testing standard lens with CM500S (t=1.0mm) as IR cut filter. The light intensity is adjusted to the value indicated in each testing item by lens diaphragm.

1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode at a 1/250s. Shutter speed, measure the signal (Vs) at the center of the screen and substitute in the following formula.

$$S=Vs\times\frac{250}{50} (mV)$$

2. Saturation signal

Set to standard imaging condition II. Adjust light intensity to 10 times that of signal output average value (VA=200mV), then test signal output minimum value.

3. Smear

Set to standard imaging condition II. Adjust light intensity to 500 times that of signal output average value (VA=200mV). Stop read out clock. When the charge drain executed by the electric shutter at the respective H blankings takes place, test the maximum value Vsm of signal output.

$$Sm = \frac{Vsm}{200} \times \frac{1}{500} \times \frac{1}{10} \times 100 \,(\%) \,(1/10V)$$

4. Video signal shading

Set to standard imaging condition II. Adjust light intensity to signal output average value (VA=200mV) with lens diaphragm at F5.6 to F8. Then test maximum (Vmax) and minimum (Vmin) values of signal output.

 $SH=(Vmax - Vmin) / 200 \times 100 (\%)$

5. Dark signal

Test signal output average value Vdt when the device ambient temperature is at 60 °C and light is obstructed with horizontal idle transfer level as reference.

6. Dark signal shading

Following 5, test maximum (Vdmax) and minimum (Vdmin) values of dark signal output.

 Δ Vdt=Vdmax –Vdmin

— 10 —

7. Flicker

Set to standard imaging condition II. Adjust light intensity to signal output average value (V_A=200mV). Then test the signal output difference (Δ Vf) between even field and odd field.

F=(∆ Vf/200) × 100 (%)

8. Residual image

Adjust signal output value (Vs) by strobe light to 200mV. Then light a stroboscopic tube with the following timing and test the residual image (Vlag).





— 12 —

ICX039BLA

Spectral Sensitivity Characteristics

(Excluding light source characteristics, including lens characteristics)



Using read out clock timing chart



Unit : µs

Drive Timing Chart (Vertical sync)

•;



-14-

· · · · · · · · · · · · · · · · · · ·	A CONTRACTOR OF			
		ыс Тилинининининининининининининининининини		
	HD BLK H1/LH1 TOUDDONYWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW	NUMBER OF THE OFFICE OFFICE OF THE OFFICE OF	V2	

ICX039BLA

Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates use boxes treated for the prevention of static charges.

2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an imaging device do not use a solder suction equipment. When using an electric desoldering tool use a thermal controller of the zero cross On/Off type and connect to ground.
- 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Operate in clean environments (around class 1000 will be appropriate).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface blow it off with an air blow. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the glass surface is grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- Do not expose to strong light (sun rays) for long periods.
 For continuous using under cruel condition exceeding the normal using condition, consult our company.
- 5) Exposure to high temperatures or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensor are precise optical equipment that should not be subject to too much mechanical shocks.

-16-

Unit: mm Package Outline



ന



(0.4)









- 水平方向基準面B、垂直方向基準面B。に対する有効操作エリアの中心位置
 - H、V方向に対する有効提進面の回転構度土1 (H, V) = (9.0,7.55)±0.15mm
- 底面Cから有効機像菌までの高さ:1.41±0.15mm ഗ്
 - 底面Cに対する有効損像面のアオリ:60 μm以下
- シールガラスの厚さは0.75mm(実计)、風折串は1.5 œ
- 底面の切り欠き及び穴は取り付けの基準には使用出来ません。 6

4.0±0.3

0.8

⇔| ¢ 0.3 M

0.4

75.1

0.46

778

- "A" is the center of the effective image area
- The two points "B" of the package are the horizontal reference. The point "B" of the peckage is the vertical reference. N
 - The bottom "C" of the package is the height reference. e
- The center of the effective image area, relative to "B" and "B" is (H, V) = (9.0,7.55)±0.15mm.
- The rotation angle of the effective image area relative to H and V is $\pm 1^{\circ}$
- The height from the bottom "C" to the effective image area is 1.41 \pm 0.15mm.

TIN PLATING 42ALLOY

2.6g

PACKAGE WEIGHT

LEAD MATERIAL

Cer-DIP

PACKAGE MATERIAL

LEAD TREATMENT

PACKAGE STRUCTURE

- The tilt of the effective Image area relative to the bottom "C" is less than 60 μ m. ~
 - The thickness of the cover glass is 0.75mm, and the refractive index is 1.5.
- The notch and the hole on the bottom must not be used for reference of fixing. 6

•;



SONY

(1.7)

ដ