# 1/3 inch CCD Image Sensor for EIA B/W Camera

#### Description

The ICX058ALB is an interline transfer CCD solid-state image sensor suitable for EIA B/W video cameras. High sensitiveness and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.

This chip features a field integration read out system and an electronic shutter with variable charge-storage time. Also, this outline is miniaturized by using original package.

#### Features

- · High image, high sensitivity and low dark current
- · Consecutive various speed shutter 1/60s (Typ.), 1/100s to 1/10000s
- Low smear
- High antiblooming
- Horizontal register 5V drive
- Reset gate 5V drive

#### **Device Structure**

- Optical size 1/3-inch format
- Number of effective pixels 768 (H)×494 (V) Approx. 380k pixels
- Number of total pixels 811 (H) × 508 (V) Approx. 410k pixels
- Interline transfer CCD image sensor
- Chip size 6.00mm (H)×4.96mm (V)
- Until cell size  $6.35 \,\mu$  m (H)  $\times 7.4 \,\mu$  m (V)

· Optical black Horizontal (H) direction Front 3 pixels Rear 40 pixels Vertical (V) direction Front 12 pixels Rear 2 pixels 22

· Number of dummy bits: Horizontal

Vertical 1(even field only)

· Board material:

N-type silicon



Optical black position (Top View)

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



ICX058ALB







### **Pin Description**

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	Vø4	Vertical register transfer clock	8	Vod	Output amplifier drain supply
2	V ø 3	Vertical register transfer clock	9	GND	GND
3	V ¢ 2	Vertical register transfer clock	10	SUB	Substrate (Overflow drain)
4	Vøt	Vertical register transfer clock	11	VL	Protective transistor bias
5	Vgg	Output amplifier gate bias	12	RG	Reset gate clock
6	Vss	Output amplifier source	13	Ηφı	Horizontal register transfer clock
7	Vout	Signal output	14	H ø 2	Horizontal register transfer clock

Note + ..... Photo sensor

## **Absolute Maximum Ratings**

	ltem	Ratings	Unit	Remarks
Substrate voltage	SUB-GND	-0.3 to +55	v	
0	VDD, VOUT, VSS-GND	-0.3 to +18	V	
Supply voltage	VDD, VOUT, VSS -SUB	-55 to +10	v	
Vertical clock $V \neq 1, V \neq 2, V \neq 3, V \neq 4 - GND$		-15 to +20	V	
input voltage	V \$\$ 1, V \$\$ 2, V \$\$ 3, V \$\$ 4 - SUB	to +10	V	··· ···
Voltage difference	between vertical clock input pins	to +15	V	*
Voltage difference	between horizontal clock input pins	to +17	V	
Hø1,Hø2 — Vø4		-17 to +17	V	1
Η φ 1,Η φ 2,RG,Vgg	- GND	-10 to +15	V	
Η φ 1,Η φ 2,RG,VGG	- SUB	-55 to +10	V	
VL - SUB		-65 to +0.3	V	
V ø 1, V ø 2, V ø 3, V	φ 4 , VDD, VOUT - VL	-0.3 to +30	V	
RG – VL		-0.3 to $+24$	v	
Vaa, Vss, Ηφ1, Ηφ2-VL		-0.3 to +20	v	
Storage temperatu	re	-30 to +80	Ċ	<u> </u>
Operating tempera	ture	-10 to +60	Ċ	

\* +27V(Max.) when clock width <  $10 \mu$  s, duty factor < 0.1%.

#### **Bias Conditions**

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Output amplifier drain voltage	Voo	14.55	15.0	15.45	V	·
Output amplifier gate voltage	Vcc	3.8	4.2	4.65	V	
Output amplifier source	Vss		ound throi 0 Ω resist			±5%
Substrate voltage adjustment range	Vsue	9.0		18.5	V	*2
Fluctuation range after substrate voltage adjustment		-3		+3	%	
Reset gate clock voltage adjustment range	VAGL	1.0		4.0	V	*2 *6
Fluctuation range after reset gate clock voltage adjustment		-3		+3	%	
Protective transistor bias	V		*3			

#### **DC Characteristics**

ltem	Symbol	Min.	Тур.	Max.	Unit	Remarks
Output amplifier drain current	loo		5		mA	
Input current	lint			1	μA	*4
Input current	lin2			10	μA	*5

\* 2 Substrate voltage (Vsub) · reset gate clock voltage (VRGL) setting value display.

Setting values of substrate voltage and reset gate clock voltage are displayed at the back of the device through a code address. Adjust substrate voltage (Vsub) and reset gate clock voltage (VRGL) to the displayed voltage. Fluctuation range after adjustment is  $\pm 3\%$ .

Vsue code address - 1 digit display VRGL code address - 1 digit display

Code addresses and actual numerical values correspond to each other as follows.

VRGL address code	1	2	3	4	5	6	7
Numerical value	1.0	1.5	2.0	2.5	3.0	3.5	4.0

V <sub>SUB</sub> address code	E	f	G	h	J	к	L	m	N	Р	Q	R	s	т	υ	v	w	x	Y	z
Numerical value	9.0	9.5	10.0	10.5	11.0	11.5	12.0	12.5	13.0	13.5	14.0	14.5	15.0	15.5	16.0	16.5	17.0	17.5	18.0	18.5

<**Example>** "5L" → V<sub>RGL</sub> =3.0V V<sub>SUB</sub> =12.0V

\* 3 VL setting is the VvL voltage of the vertical transfer clock waveform.

— з —

- \* 4 1. Current to each pin when 18V is applied to Voo, Voor, Vss and SUB pins, while pins that are not tested are grounded.
  - 2. Current to each pins when 20V is applied sequentially to  $V \neq 1$ ,  $V \neq 2$ ,  $V \neq 3$  and  $V \neq 4$ , while pins that are not tested are grounded. However, 20V is applied to SUB.
  - 3. Current to each pins when 15V is applied sequentially to pins RG, H  $\phi$  1, H  $\phi$  2 and V<sub>GG</sub>, while pins that are not tested are grounded. However, 15V is applied to SUB.
  - Apply 30V to Pins V φ 1, V φ 2, V φ 3, V φ 4, Voo, Vout; 24V to Pin RG; and 20V to Pins Vcc, Vss, H φ 1, H φ 2. The above is the current that flows to Pin VL when it is grounded. Please note that Pins GND and SUB are to be disconnected.
- \* 5 Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.

#### **Clock Voltage Conditions**

ltem	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Read out clock voltage	Vvr	14.55	15.0	15.45	V	1	
_	Vvh1, Vvh2	-0.05	0	0.05	V	2	VvH= (VvH1+VvH2)/2
	Vvнз, Vvн4	-0.2	0	0.05	V	2	
	Vvl1, Vvl2, Vvl3, Vvl4	-9.0	-8.5	-8.0	v	2	VvL= (VvL3+VvL4)/2
	Vøv	7.8	8.5	9.05	V	2	Vφv=VvHn-VvLn (n=1 to 4)
Vertical transfer clock voltage	Vvh1, Vvh2			0.1	V	2	
vonage .	Vvh3Vvh	-0.25		0.1	V	2	·····
	Vvh4-Vvh	-0.25		0.1	V	2	
	Vvнн			0.5	V	2	High level coupling
	VVHL			0.5	V	2	High level coupling
	Vvlh			0.5	V	2	Low level coupling
	Vvil			0.5	V	2	Low level coupling
Horizontal transfer	Vфн	4.75	5.0	5.25	V	3	
clock voltage	Vhl	-0.05	0	0.05	V	3	
Reset gate clock	V ¢ rg	4.5	5.0	5.5	V	4	*6
voltage		1		0.8	V	4	Low level coupling
Substrate clock voltage	V ¢ sus	22.5	23.5	24.5	V	5	

\* 6 No adjustment of reset gate clock voltage is necessary when reset gate clock is driven as indicated below. In this case, reset gate clock voltage set point displayed on back of image sensor has no meaning.

ltem	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Reset gate clock	Vagl	-0.2	0	0.2	V	4	····
voltage	V Ø RG	8.5	9.0	9.5	V	4	

- 4 --

• :

## **Clock Equivalent Circuit Constant**

ltem	Symbol-	Min.	Тур.	Max.	Unit	Remarks
Capacitance between vertical transfer	C \$ v1, C \$ v3	1	1000		ρF	
clock and GND	C \$ V2, C \$ V4		560		pF	
	C \$ V12, C \$ V34		470		pF	
Capacitance between vertical transfer	C \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	1	330		pF	
clocks	C ø v13		220		pF	
	C \$ V24		100		pF	
Capacitance between horizontal transfer clock and GND	Сфнт, Сфн2		47		pF	
Capacitance between horizontal transfer clocks	Сфин		43		pF	
Capacitance between reset gate clock and GND	C ¢ RG		8		pF	
Capacitance between substrate clock and GND	Сфѕив		270		.pF	
Vertical transfer clock serial resistor	R1, R2, R3, R4		80		Ω	
Vertical transfer clock ground resistor	Rgnd		15		Ω	
Horizontal transfer clock serial resistor	Røн		15		Ω	



Vertical transfer clock equivalent circuit



Horizontal transfer clock equivalent circuit

- 5 -

•;

### **Drive Clock Waveform Conditions**

#### (1) Read out clock waveform



#### (2) Vertical transfer clock waveform



 $V_{VH} = (V_{VH1} + V_{VH2})/2$   $V_{VL} = (V_{VL3} + V_{VL4})/2$  $V_{\neq V} = V_{VHn} - V_{VLn} (n = 1 \text{ to } 4)$ 

- 6 -

• ;

## (3) Horizontal transfer clock waveform diagram



## (4) Reset gate clock waveform diagram



VRGLH is the maximum value and VRGLL the minimum value of the coupling waveform in the period from Point A in the diagram above to RG rise.

VRGL is the mean value for VRGLH and VRGLL.

VRGL=(VRGLH + VRGLL)/2

VRGH is the minimum value for twh period.

V # RG=VRGH - VRGL

### (5) Substrate clock waveform



## **Clock Switching Characteristics**

	ltem	Symbol		twh			twl			tr			tf		1 1 14	
			Min.	Тур.	Max.	Unit	Remarks									
Read	l out clock	VT	2.3	2.5						0.5			0.5		μs	During read ou
Vertic clock	cal transfer	V ¢ 1, V ¢ 2, V ¢ 3, V ¢ 4										15		250	ns	*7
ster	During	Ηφι	18	24		19.5	26			10	17.5		10	17.5		
tran k	imaging	Ηφ2	21	26		19	24			10.	15		10	15	ns	*8
Horizontal transfer clock	During parallel	Ηφı		5.38						0.01			0.01			
Horiz	serial conversion	H ¢ 2					5.38			0.01			0.01		μS	
Rese	t gate clock	φ́ RG	11	13			51			3			3		ns	
Subs	trate clock	¢ sub	1.5	1.8							0.5			0.5	μs	During charge drain

\* 7 When vertical transfer clock driver CXD1250 is in use.

\* 8 tf $\geq$ tr-2 ns, and the crosspoint voltage (VcR) of the H $\phi_1$  rise side of waveforms H $\phi_1$  and H $\phi_2$  must be at least 2.5V.

Item	Symbol		two		Unit	Remarks	
	Cymbol	Min.	Тур.	Max.	Unit	nemarks	
Horizontal transfer clock	Ηφ1, Ηφ2	16	20		ns	*9	

\* 9 "two" is the overlap period of horizontal transfer clocks  $H_{\phi 1}$  and  $H_{\phi 2}$ 's two and twl.

(Ta=25°C)

#### **Operating Characteristics**

ltem	Symbol	Min.	Тур.	Max.	Unit	Test method	Remarks
Sensitivity	S	240	300		m٧	1	
Saturation signal	Vsat	600			mV	2	Ta=60°C
Smear	Sm		0.009	0.015	%	3	
				20	%	4	Zone 0, 1
Video signal shading	SH -			25	%	4	Zone 0 to II
Dark signal	Vdt			2	mV <sup>·</sup>	5	Та=60°С
Dark signal shading	∆Vdt			1	mV	6	Ta=60°C
Flicker	F			2	%	7	
Lag	Lag			0.5	%	8	

#### Zone Chart of Video Signal Shading



#### **Image Sensor Characteristics Test Method**

#### ©Test conditions

- ①Through the following tests the substrate voltage and reset gate clock voltage are set to the value displayed on the device, while the device drive conditions are the typical value of the bias and clock voltage conditions.
- ②Through the following tests defects are excluded and, unless otherwise specified, the optical black level (Hence forth referred to as OB) is set as the reference, the values obtained at (A) point in the figure of the Drive Circuit are utilized.

- 9 --

• •

## ODefinition of standard imaging conditions

①Standard imaging condition I : (As imaging device) Use a pattern box (luminance 706 cd/m<sup>2</sup>, color temperature 3200K Halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t=1.0mm) as IR cut filter and image at F8. At this time, light intensity to sensor receiving surface is defined as standard sensitivity testing light intensity.

②Standard imaging condition II: Image a light source (color temperature of 3200K) which uniformity of brightness is within 2% at all angles. Use a testing standard lens with CM500S (t=1.0mm) as IR cut filter. The light intensity is adjusted to the value indicated in each testing item by lens diaphragm.

#### 1. Sensitivity

Set to standard image condition I. After selecting the electronic shutter mode at a 1/250s. shutter speed, measure the signal output (Vs) at the center of the screen and substitute in the following formula.

$$S = V_{s} \times \frac{250}{60} [mV]$$

#### 2. Saturation signal

Set to standard imaging condition II. Adjust light intensity to 10 times that of signal output average value ( $V_A = 200 \text{mV}$ ), then test signal minimum value.

#### 3. Smear

Set to standard imaging condition II. Adjust light intensity to 500 times that of signal output average value  $(V_A = 200 \text{mV})$  with lens diaphragm at F5.6 to F8. Stop read out clock. When the charge drain executed by the electronic shutter at the respective H blankings takes place, test the maximum value VSm [mV] of signal output.

$$Sm = \frac{VSm}{200} \times \frac{1}{500} \times \frac{1}{10} \times 100(\%)(1/10V)$$

#### 4. Video signal shading

Set to standard imaging condition II. Adjust light intensity to signal output average value (VA=200mV) with lens diaphragm at F5.6 to F8. Then test maximum (Vmax [mV]) and minimum (Vmin [mV]) values of signal output.

 $SH = (Vmax - Vmin)/200 \times 100(\%)$ 

#### 5. Dark signal

Test signal output average value Vdt [mV] when the device ambient temperature is at 60°C and light is obstructed with horizontal idle transfer level as reference.

#### 6. Dark signal shading

Following 5, test maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of dark signal output.

 $\Delta V dt = V dmax - V dmin [mV]$ 

— 10 —

• ;

#### 7. Flicker

Set to standard imaging condition I . Adjust light intensity to signal output average value( $V_A = 200 \text{mV}$ ). Then test the signal difference ( $\Delta Vf (mV)$ ) between even field and odd field. F = ( $\Delta Vf/200$ ) × 100 (%)

#### 8. Residual image

Adjust signal output value by strobe light to 200mV. Then light a stroboscopic tube with the following timing and test the residual image (Vlag).



ICX058ALB

• :



\*) For head separate type camera, there are some case where this circuit can not apply.

**Drive Circuit** 

•;

## Spectral Sensitivity Characteristics

(Excluding light source characteristics, including lens characteristics)



## Using Read Out Clock Timing Chart



Unit: µs

· · · · · · · · · · · · · · · · · · ·	580 580 580 580 580 580 580 580 580 580		
	Hold Hold Hold Hold Hold Hold Hold Hold	SG2	v r r r r r r r r r

ICX058ALB

- :

Drive Timing Chart (Vertical sync)

SONY

-14--





ICX058ALB

•;

-15-

#### Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates use boxes treated for the prevention of static charges.

#### 2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an imaging device do not use a solder suction equipment. When using an electric desoldering tool use a thermal controller of the zero cross On/Off type and connect to ground.
- 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Operate in clean environments (around class 1000 will be appropriate).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface blow it off with an air blow. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the glass surface is grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4) Do not expose to strong light (sun rays) for long periods.

For continuous using under cruel condition exceeding the normal using condition, consult our company.

- 5) Exposure to high temperatures or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensor are precise optical equipment that should not be subject to too much mechanical shocks.
- 7) Eclipse (to get dark around the four corners of the picture) may occur when some object lenses are in the open iris state.



-16--

14pin DIP (200mil)



POTEOI.

B

2.2

1.84



3.5









Ceramic	GOLD PLATING	42 ALLOY	0.6g
PACKAGE MATERIAL	LEAD TREATMENT	LEAD MATERIAL	PACKAGE WEIGHT



9.5±0.2 9.15

4.75

**1PIN Index** 

- **重直方向の基準はパッケージ側面 B**\* 2. 水平方向の基準はパッケージ側面B
  - 高き方向の基準はパッケージ底面C പ്
- バッケージ中心に対する有効提供エリアの中心位置度公差士0.15mm
  - H、V方向に対する有効損像面の回転換度:大1 ŵ
    - 遼面Cから有効提供画までの高き:1.41±0.15mm ø
      - 底面Cに対する有効提像面のアオリ:60μm以下
- 8. シールガラスの厚きは0.75mm(実寸)、風折串は1.5

*★バンケージ*中心:バッケージ會画B、B。にそれぞれ対向し合う2緒の鵜園により 得られる中心点

"A" is the center of the effective image area. ÷.

**⊕**|**∳**0.3

- The point "B" of the package is the horizontal reference. The point "B" of the package is the vertical reference. 2
  - The bottom "C" of the package is the height reference. ണ്
- The certer of the effective irrage area relative to the center of the package( st ) ts (H. V) =(0,0)±0.15mm.
  - The height from the bottom "C" to the effective image area is 1.41  $\pm$ 0.15mm. The rotation angle of the effective image area relative to H and V is  $\pm 1^{\circ}$ ഹ് ഗ്
- The tit of the effective image area relative to the bottom "C" is less than 60  $\mu$ m.
  - The trickness of the cover glass is 0.75mm, and the refractive index is 1.5.
- \* Center of the package : The center is halfway between two pairs of opposite sides, as measured from "B", "B"

•;