SONY

1/3-inch Progressive Scan CCD Image Sensor with Square Pixel for Color Cameras

Description

The ICX084AK is a 1/3-inch interline CCD solidstate image sensor with a square pixel array which supports VGA format. Progressive scan allows all pixels signals to be output independently within approximately 1/30 second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still image without a mechanical shutter. High resolution and high color reproductivity are achieved through the use of R, G, B primary color mosaic filters. Further, high sensitivity and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.

This chip is suitable for applications such as electronic still cameras, PC input cameras, etc.

Features

- Progressive scan allows individual readout of the image signals from all pixels.
- High vertical resolution (480TV-lines) still image without a mechanical shutter.
- Square pixel unit cell
- Supports VGA format
- Horizontal drive frequency: 12.27MHz
- No voltage adjustments
- (reset gate and substrate bias are not adjusted.)
- R, G, B primary color mosaic filters on chip
- High resolution, high color reproductivity, high sensitivity, low dark current
- Continuous variable-speed shutter
 - 1/30 (typ.) to 1/10000s
- Low smear
- Excellent antiblooming characteristics
- Horizontal register: 5V drive
- 16-pin high precision plastic package (enables dual-surface standard)

Device Structure

- Interline CCD image sensor
- Optical size: 1/3-inch format • Number of effective pixels: 659 (H) × 494 (V) approx. 330K pixels 692 (H) × 504 (V) approx. 350K pixels Total number of pixels: · Chip size: 5.84mm (H) \times 4.94mm (V) • Unit cell size: 7.4 μ m (H) \times 7.4 μ m (V) Horizontal (H) direction: Front 2 pixels, rear 31 pixels Optical black: Front 8 pixels, rear 2 pixels Vertical (V) direction: • Number of dummy bits: Horizontal 16 Vertical 5 • Substrate material: Silicon

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



ICX084AK





Block Diagram and Pin Configuration

(Top View)



Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	Vфз	Vertical register transfer clock	9	Vdd	Supply voltage
2	Vφ2	Vertical register transfer clock	10	SUBCIR	Supply voltage for the substrate voltage generation
3	Vφ1	Vertical register transfer clock	11	GND	GND
4	NC		12	φSUB	Substrate clock
5	GND	GND	13	VL	Protective transistor bias
6	NC		14	RG	Reset gate clock
7	GND	GND	15	Ηφ1	Horizontal register transfer clock
8	Vout	Signal output	16	Ηφ2	Horizontal register transfer clock

Absolute Maximum Ratings

	Item	Ratings	Unit	Remarks
Substrate clock	– GND	-0.3 to +36	V	
Supply voltage	Vdd, Vout, SUBCIR – GND	-0.3 to +18	V	
Supply voltage	Vdd, Vout, SUBCIR – ¢SUB	-22 to +9	V	
	Vφ1, Vφ2, Vφ3 – GND	-15 to +16	V	
Clock input voltage	Vφ1, Vφ2, Vφ3 – φSUB	to +10	V	
Voltage difference bet	ween vertical clock input pins	to +15	V	*1
Voltage difference bet	ween horizontal clock input pins	to +16	V	
Ηφ1, Ηφ2 – Vφ3		-16 to +16	V	
Hφ1, Hφ2 – GND		-10 to +15	V	
Ηφ1, Ηφ2 – φSUB		-55 to +10	V	
V∟–		-65 to +0.3	V	
Vφ2, Vφ3 – VL		-0.3 to +27.5	V	
RG – GND		-0.3 to +20.5	V	
Vφ1, Hφ1, Hφ2, GND –	VL	-0.3 to +17.5	V	
Storage temperature		-30 to +80	°C	
Operating temperature)	-10 to +60	°C	

*1 +24V (Max.) when clock width < 10 μ s, clock duty factor < 0.1%.

Bias Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply voltage	Vdd	14.55	15.0	15.45	V	
Protective transistor bias	VL					
Substrate clock	φSUB					

*1 VL setting is the VvL voltage of the vertical transfer clock waveform, or the same power supply as the VL power supply for the V driver should be used.

 \ast_2 Set SUBCIR pin to open when applying a DC bias to the substrate clock pin.

DC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply current	Idd		6	8	mA	

Clock Voltage Conditions

ltem	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	Vvт	14.55	15.0	15.45	V	1	
	Vvh02	-0.05	0	0.05	V	2	VVH = VVH02
	Vvh1, Vvh2, Vvh3	-0.2	0	0.05	V	2	
	VVL1, VVL2, VVL3	-8.0	-7.5	-7.0	V	2	VvL = (VvL1 + VvL3)/2
Vertical transfer clock	Vφ1, Vφ2, Vφ3	6.8	7.5	8.05	V	2	
voltage	I VVL1 – VVL3 I			0.1	V	2	
	V∨нн			1.0	V	2	High-level coupling
	Vvhl			2.3	V	2	High-level coupling
	Vvlh			1.0	V	2	Low-level coupling
	Vvll			1.0	V	2	Low-level coupling
Horizontal transfer	Vфн	4.75	5.0	5.25	V	3	
clock voltage	Vhl	-0.05	0	0.05	V	3	
_	Vørg	4.5	5.0	5.5	V	4	Input through 0.01µF capacitance
Reset gate clock voltage	Vrglh – Vrgll			0.8	V	4	Low-level coupling
	Vrgh	Vdd +0.4	Vdd +0.6	Vdd +0.8	V	4	
Substrate clock voltage	Vфsuв	21.5	22.5	23.5	V	5	

Clock Equivalent Circuit Constant

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
	Cφ∨1		560		pF	
Capacitance between vertical transfer clock and GND	C φv2		470		pF	
	Сф∨з		1500		pF	
	СфV12		1500		pF	
Capacitance between vertical transfer clocks	Сф∨23		1500		pF	
	Сф∨з1		1000		pF	
Capacitance between horizontal transfer clock and GND	Сфн1, Сфн2		43		pF	
Capacitance between horizontal transfer clocks	Сфнн		39		pF	
Capacitance between reset gate clock and GND	Cørg		5		pF	
Capacitance between substrate clock and GND	Сфѕив		570		pF	
Vertical transfer clack action register	R1, R2		20		Ω	
Vertical transfer clock series resistor	R3		56		Ω	
Vertical transfer clock ground resistor	Rgnd		43		Ω	
Horizontal transfer clock series resistor	Rфн1, Rфн2		10		Ω	
Reset gate clock series resistor	Rørg		39		Ω	



Vertical transfer clock equivalent circuit



Reset gate clock equivalent circuit



Drive Clock Waveform Conditions

(1) Readout clock waveform



Note) Readout clock is used by composing vertical transfer clocks V $_{\varphi 2}$ and V $_{\varphi 3}.$

(2) Vertical transfer clock waveform



(3) Horizontal transfer clock waveform



(4) Reset gate clock waveform



VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition, VRGL is the average value of VRGLH and VRGLL.

VRGL = (VRGLH + VRGLL)/2

Assuming VRGH is the minimum value during the interval twh, then:

 $V\phi RG = VRGH - VRGL$

(5) Substrate clock waveform



Clock Switching Characteristics

	ltem	Symbol		twh			twl			tr			tf		Unit	Remarks
	nem	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Onit	Remains
R	eadout clock	Vт	2.3	2.5						0.5			0.5		μs	During readout
	ertical transfer ock	Vφ1, Vφ2, Vφ3										15		350	ns	*1
clock	During imaging	Hφ1	24	30		25	31.5		10 17.5 10			17.5	5 ns *2			
Horizontal transfer clock	During imaging	Hø2	26.5	31.5		25	30			10	15		10	15	115	_
ontal tr	During parallel-	Hφ1								0.01			0.01		μs	
Horizo	serial conversion	Hø2								0.01			0.01		μο	
R	eset gate clock	φRG	11	13			62.5			3			3		ns	
S	ubstrate clock	фѕив	1.5	1.8							0.5			0.5	μs	During drain charge

*1 When vertical transfer clock driver CXD1267AN is used.

ltom	O week al		two		Linit	Domorko	
Item	Symbol	Min.	Тур.	Max.	Unit	Remarks	
Horizontal transfer clock	Ηφ1, Ηφ2	21.5	25.5		ns	*3	

*3 The overlap period for twh and twl of horizontal transfer clocks H ϕ_1 and H ϕ_2 is two.

Image Sensor Characteristics

(Ta = 25°C)

Item		Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
G sensitivity		Sg	300	450		mV	1	
Sensitivity	R	Rr	0.3	0.45	0.6		1	
comparison	В	Rb	0.4	0.55	0.7		1	
Saturation signal		Vsat	500			mV	2	Ta = 60°C
Smear		Sm		0.005	0.015	%	3	
Video signal sha	ding	CLLm			20	%	4	Zone 0 and I
Video signal shao	ung	SHg			25	%	4	Zone 0 to II'
Uniformity betwee	en video	∆Srg			8	%	5	
signal channels		∆Sbg			8	%	5	
Dark signal		Vdt			4	mV	6	Ta = 60°C
Dark signal shadi	ing	ΔVdt			1	mV	7	Ta = 60°C
Line crawl G		Lcg			3.8	%	8	
Line crawl R		Lcr			3.8	%	8	
Line crawl B		Lcb			3.8	%	8	
Lag		Lag			0.5	%	9	

Zone Definition of Video Signal Shading



Measurement System



Note) Adjust the amplifier gain so that the gain between [*A] and [*B], and between [*A] and [*C] equals 1.

Image Sensor Characteristics Measurement Method

○ Measurement conditions

- 1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.
- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of the Gr/Gb signal output or the R/B signal output of the measurement system.

O Color coding and readout of this image sensor



The primary color filters of this image sensor are arranged in the layout shown in the figure on the left (Bayer arrangement). Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively.

Horizontal register

Color Coding Diagram

All pixels signals are output successively in a 1/30s period.

The R signal and Gr signal lines and the Gb signal and B signal lines are output successively.

$\ensuremath{\mathbb{O}}$ Definition of standard imaging conditions

1) Standard imaging condition I :

Use a pattern box (luminance 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

2) Standard imaging condition II :

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. G sensitivity, sensitivity comparison

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs (V_{Gr}, V_{Gb}, V_R and V_B) at the center of each Gr, Gb, R and B channel screens, and substitute the values into the following formula.

$$V_{G} = (V_{Gr} + V_{Gb})/2$$

$$Sg = V_{G} \times \frac{100}{30} [mV]$$

$$Rr = V_{R}/V_{G}$$

$$Rb = V_{B}/V_{G}$$

2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 150mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 150mV. Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output (Gra, Gba, Ra and Ba), and then adjust the luminous intensity to 500 times the intensity with average value of the Gr signal output, 150mV. After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (Vsm [mV]), independent of the Gr, Gb, R and B signal outputs, and substitute the values into the following formula.

 $Sm = V_{Sm} \div \frac{Gra + Gba + Ra + Ba}{4} \times \frac{1}{500} \times \frac{1}{10} \times 100 \text{ [\%] (1/10V method conversion value)}$

4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Gr signal output is 150mV. Then measure the maximum (Grmax [mV]) and minimum (Grmin [mV]) values of the Gr signal output and substitute the values into the following formula.

$$SHg = (Grmax - Grmin)/150 \times 100 [\%]$$

5. Uniformity between video signal channels

After measuring 4, measure the maximum (Rmax [mV]) and minimum (Rmin [mV]) values of the R signal and the maximum (Bmax [mV]) and minimum (Bmin [mV]) values of the B signal, and substitute the values into the following formula.

 $\Delta Srg = (Rmax - Rmin)/150 \times 100 [\%]$ $\Delta Sbg = (Bmax - Bmin)/150 \times 100 [\%]$

6. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

7. Dark signal shading

After measuring 6, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

 $\Delta Vdt = Vdmax - Vdmin [mV]$

8. Line crawl

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Gr signal output is 150mV, and then insert R, G, and B filters and measure the difference between G signal lines (Δ Glr, Δ Glg, Δ Glb [mV]) as well as the average value of the G signal output (Gar, Gag, Gab). Substitute the values into the following formula.

Lci =
$$\frac{\Delta Gli}{Gai}$$
 × 100 [%] (i = r, g, b)

Lag = (Vlag/150) × 100 [%]

9. Lag

Adjust the Gr signal output value generated by strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.





Drive Circuit

Spectral Sensitivity Characteristics

(Includes lens characteristics, excludes light source characteristics)



Sensor Readout Clock Timing Chart







	DODODODODODODODODODODODODODODODODODODO				
۳	201 10000000000000000000000000000000000		24 24 26 36 36 1 24 1 24 1 26 1 26 1 26 1 26 1 26 26 26 26 26 26 26 26 26 26		
HD/SYNC		ULUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU	V2 V2	H 1 JUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU	SUB



SONY

Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.

3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Operate in clean environments (around class 1000 is appropriate).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4) Do not expose to strong light (sun rays) for long periods, color filters will be discolored. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- 5) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to too much mechanical shocks.



- The height from the top of the cover glass "D" to the effective image area is 1.94 \pm 0.15mm.
- The tilt of the effective image area relative to the top "D" of the cover glass is less than 50µm.
- The notches on the bottom of the package are used only for directional index, they must not be used for reference of fixing. <u>ю</u>

42 ALLOY

0.9g

PACKAGE WEIGHT

LEAD MATERIAL