



## 3.3V CMOS 1-BIT TO 4-BIT ADDRESS REGISTER/ DRIVER WITH 3-STATE OUT- PUTS AND BUS-HOLD

IDT74ALVCH162831

### FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(0)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- 0.40mm pitch TSSOP package
- Extended commercial range of -40°C to +85°C
- $V_{cc} = 3.3V \pm 0.3V$ , Normal Range
- $V_{cc} = 2.7V$  to  $3.6V$ , Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels ( $0.4\mu\text{W}$  typ. static)
- Rail-to-Rail output swing for increased noise margin

#### Drive Features for ALVCH162831:

- Balanced Output Drivers:  $\pm 12\text{mA}$
- Low switching noise

### APPLICATIONS:

- Memory subsystems
- PC motherboards and servers
- Workstations
- Telecommunication applications

### DESCRIPTION:


This 1-bit to 4-bit address register/driver is built using advanced dual metal CMOS technology. This device is ideal for use in applications in which a single address bus is driving four separate memory locations. The ALVCH162831 can be used as a buffer or a register, depending on the logic level of the select ( $\overline{SEL}$ ) input.

When  $\overline{SEL}$  is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable ( $\overline{OE}$ ) controls. Each  $\overline{OE}$  controls two groups of nine outputs. When  $\overline{SEL}$  is logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers.  $\overline{OE}$  controls operate the same as in buffer mode.

The ALVCH162831 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive  $\pm 12\text{mA}$  at the designated threshold levels.


The ALVCH162831 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high-impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

### FUNCTIONAL BLOCK DIAGRAM



EXTENDED COMMERCIAL TEMPERATURE RANGE

OCTOBER 1999

**PIN CONFIGURATION**

**TVSOP**  
**TOP VIEW**

**ABSOLUTE MAXIMUM RATING (1)**

Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	- 0.5 to + 4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	- 0.5 to VCC + 0.5	V
TSTG	Storage Temperature	- 65 to + 150	°C
IOUT	DC Output Current	- 50 to + 50	mA
IIK	Continuous Clamp Current, VI < 0 or VI > VCC	± 50	mA
IK	Continuous Clamp Current, VO < 0	- 50	mA
ICC	Continuous Current through each VCC or GND	± 100	mA
ISS			

NEW16link

**NOTES:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VCC terminals.
- All terminals except VCC.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
COUT	Output Capacitance	VOUT = 0V	7	9	pF
CI/O	I/O Port Capacitance	VIN = 0V	7	9	pF

NEW16link

**NOTE:**

- As applicable to the device type.

**FUNCTION TABLE (1)**

Inputs				Output
$\overline{OE}_X$	$\overline{SEL}$	CLK	Ax	$xY_x$
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H

**NOTE:**

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance  
↑ = LOW-to-HIGH Transition

**PIN DESCRIPTION**

Pin Names	Description
$\overline{OEx}$	3-State Output Enable Inputs (Active LOW)
CLK	Register Input Clock
$\overline{SEL}$	Select Input (Active LOW)
Ax	Data Inputs <sup>(1)</sup>
xYx	3-State Outputs
NC	No Internal Connection

**NOTE:**

1. These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub>	Input HIGH Current	VCC = 3.6V	V <sub>I</sub> = VCC	—	—	$\pm 5$	$\mu A$
I <sub>IL</sub>	Input LOW Current	VCC = 3.6V	V <sub>I</sub> = GND	—	—	$\pm 5$	$\mu A$
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	V <sub>O</sub> = VCC	—	—	$\pm 10$	$\mu A$
I <sub>OZL</sub>			V <sub>O</sub> = GND	—	—	$\pm 10$	$\mu A$
V <sub>IK</sub>	Clamp Diode Voltage	VCC = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	VCC = 3.6V VIN = GND or VCC		—	0.1	40	$\mu A$
$\Delta I_{CC}$		One input at VCC - 0.6V, other inputs at VCC or GND		—	—	750	$\mu A$

**NOTE:**

1. Typical values are at VCC = 3.3V, +25°C ambient.

NEW16link

**BUS-HOLD CHARACTERISTICS**

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	VCC = 3.0V	V <sub>I</sub> = 2.0V	-75	—	—	$\mu A$
			V <sub>I</sub> = 0.8V	75	—	—	
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	VCC = 2.3V	V <sub>I</sub> = 1.7V	-45	—	—	$\mu A$
			V <sub>I</sub> = 0.7V	45	—	—	
I <sub>BHHO</sub> I <sub>BHLO</sub>	Bus-Hold Input Overdrive Current	VCC = 3.6V	V <sub>I</sub> = 0 to 3.6V	—	—	$\pm 500$	$\mu A$

**NOTES:**

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at VCC = 3.3V, +25°C ambient.

**OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I <sub>OH</sub> = - 4mA	1.9	—	
			I <sub>OH</sub> = - 6mA	1.7	—	
		VCC = 2.7V	I <sub>OH</sub> = - 4mA	2.2	—	
			I <sub>OH</sub> = - 8mA	2	—	
		VCC = 3.0V	I <sub>OH</sub> = - 6mA	2.4	—	
			I <sub>OH</sub> = - 12mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		VCC = 2.3V	I <sub>OL</sub> = 4mA	—	0.4	
			I <sub>OL</sub> = 6mA	—	0.55	
		VCC = 2.7V	I <sub>OL</sub> = 4mA	—	0.4	
			I <sub>OL</sub> = 8mA	—	0.6	
		VCC = 3.0V	I <sub>OL</sub> = 6mA	—	0.55	
			I <sub>OL</sub> = 12mA	—	0.8	

**NOTE:**

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>cc</sub> range. T<sub>A</sub> = - 40°C to + 85°C.

NEW16link

**OPERATING CHARACTERISTICS, T<sub>A</sub> = 25°C**

Symbol	Parameter	Test Conditions	V <sub>cc</sub> = 2.5V ± 0.2V	V <sub>cc</sub> = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance per register/driver Outputs enabled	C <sub>L</sub> = 0pF, f = 10Mhz	119	132	pF
	Power Dissipation Capacitance per register/driver Outputs enabled		22	25	

**SWITCHING CHARACTERISTICS (1)**

Symbol	Parameter	V <sub>CC</sub> = 2.5V ± 0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX</sub>		150	—	150	—	150	—	MHz
t <sub>TPLH</sub> t <sub>PHL</sub>	Propagation Delay Ax to xYx	1.1	4.7		4.8	1.5	4.3	ns
t <sub>TPLH</sub> t <sub>PHL</sub>	Propagation Delay SEL to xYx	1.1	6		6.2	1.5	4.8	ns
t <sub>TPLH</sub> t <sub>PHL</sub>	Propagation Delay CLK to xYx	1	5.3		5.3	1.4	4.7	ns
t <sub>TPZH</sub> t <sub>PZL</sub>	Output Enable Time OEx to xYx	1	5.9		5.9	1.1	5.1	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OEx to xYx	1.4	6.3		5.4	1.6	5.1	ns
t <sub>w</sub>	Pulse Duration, CLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
t <sub>su</sub>	Setup Time, Ax data before CLK↑	2	—	2	—	1.6	—	ns
t <sub>h</sub>	Hold Time, Ax data after CLK↑	0.7	—	0.5	—	1.1	—	ns
t <sub>sk(0)</sub>	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps

**NOTES:**

1. See test circuits and waveforms. T<sub>A</sub> = -40°C to +85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


**SWITCHING CHARACTERISTICS (1)**

Symbol	Parameter	V <sub>CC</sub> = 3.3V ± 0.15V		Unit
		Min.	Min.	
t <sub>TPLH</sub> t <sub>PHL</sub>	Propagation Delay CLK to xYx	1.9	4.5	ns

**TEST CIRCUITS AND WAVEFORMS:****TEST CONDITIONS**

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC}/2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF

NEW16link

**TEST CIRCUITS FOR ALL OUTPUTS****DEFINITIONS:**

- $C_L$  = Load capacitance: includes jig and probe capacitance.  
 $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.


**NOTES:**

1. Pulse Generator for All Pulses: Rate  $\leq 10MHz$ ;  $t_f \leq 2.5ns$ ;  $t_r \leq 2.5ns$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10MHz$ ;  $t_f \leq 2ns$ ;  $t_r \leq 2ns$ .

**SWITCH POSITION**

Test	Switch
Open Drain	$V_{LOAD}$
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

NEW16link



**OUTPUT SKEW -  $tsk(x)$** 

$$tsk(x) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$



ALVC Link

**NOTES:**


1. For  $tsk(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $tsk(b)$  OUTPUT1 and OUTPUT2 are in the same bank.

**PROPAGATION DELAY****ENABLE AND DISABLE TIMES****NOTE:**

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

**SET-UP, HOLD, AND RELEASE TIMES****PULSE WIDTH**

## ORDERING INFORMATION



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com\\*](http://www.idt.com)

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.