



FAST CMOS ADDRESS/CLOCK DRIVER

IDT74FCT162344AT/CT/ET

FEATURES:

- 0.5 MICRON CMOS Technology
- Ideal for address line driving and clock distribution
- 8 banks with 1:4 fanout and 3-state
- Typical t_{sk(o)} (Output Skew) < 500ps
- Balanced Output Drivers (+24mA)
- Reduced system switching noise
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- V_{CC} = 5V ± 10%
- Low input and output leakage ≤ 1µA (max.)
- Available in SSOP and TSSOP packages





DESCRIPTION:

The FCT162344T is a 1:4 address/clock driver built using advanced dual metal CMOS technology. This high-speed, low power device provides the ability to fanout to memory arrays. Eight banks, each with a fanout of 4, and 3-state control provide efficient address distribution. One or more banks may be used for clock distribution.

The FCT162344T has balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot and controlled output fall times reducing the need for external series terminating resistors.

A large number of power and ground pins and TTL output swings also ensure reduced noise levels. All inputs are designed with hysteresis for improved noise margins.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

MAY 2002

PIN CONFIGURATION

\overline{OE}_1	1	56	\overline{OE}_4
B ₁₁	2	55	B ₈₁
B ₁₂	3	54	B ₈₂
GND	4	53	GND
B ₁₃	5	52	B ₈₃
B ₁₄	6	51	B ₈₄
V _{CC}	7	50	V _{CC}
A ₁	8	49	A ₈
B ₂₁	9	48	B ₇₁
B ₂₂	10	47	B ₇₂
GND	11	46	GND
B ₂₃	12	45	B ₇₃
B ₂₄	13	44	B ₇₄
A ₂	14	43	A ₇
A ₃	15	42	A ₆
B ₃₁	16	41	B ₆₁
B ₃₂	17	40	B ₆₂
GND	18	39	GND
B ₃₃	19	38	B ₆₃
B ₃₄	20	37	B ₆₄
A ₄	21	36	A ₅
V _{CC}	22	35	V _{CC}
B ₄₁	23	34	B ₅₁
B ₄₂	24	33	B ₅₂
GND	25	32	GND
B ₄₃	26	31	B ₅₃
B ₄₄	27	30	B ₅₄
\overline{OE}_2	28	29	\overline{OE}_3

SSOP/ TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
T _{STG}	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-60 to +120	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXX Output and I/O terminals.
- Output and I/O terminals terminals for FCT162XXX.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	3.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	3.5	8	pF

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
\overline{OE}_x	3-State Output Enable Inputs (Active LOW)
A _x	Inputs
B _{xx}	3-State Outputs

FUNCTION TABLE⁽¹⁾

Inputs		Outputs
\overline{OE}_x	A _x	B _{xx}
L	L	L
L	H	H
H	X	Z

NOTE:

- H = HIGH Voltage Level
- X = Don't Care
- L = LOW Voltage Level
- Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = 5.0V ±10%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current (Input pins) ⁽⁴⁾	VCC = Max.	VI = VCC	—	—	±1	µA
	Input HIGH Current (I/O pins) ⁽⁴⁾			—	—	±1	
I _{IL}	Input LOW Current (Input pins) ⁽⁴⁾		VI = GND	—	—	±1	µA
	Input LOW Current (I/O pins) ⁽⁴⁾			—	—	±1	
I _{OZH}	High Impedance Output Current	VCC = Max.	VO = 2.7V	—	—	±1	µA
I _{OZL}	(3-State Output pins) ⁽⁴⁾		VO = 0.5V	—	—	±1	
V _{IK}	Clamp Diode Voltage	VCC = Min., I _{IN} = -18mA		—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	VCC = Max., VO = GND ⁽³⁾		-80	-140	-250	mA
V _H	Input Hysteresis	—		—	100	—	mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	VCC = Max. VIN = GND or VCC		—	5	500	µA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{ODL}	Output LOW Current	VCC = 5V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		60	115	200	mA
I _{ODH}	Output HIGH Current	VCC = 5V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		-60	-115	-200	mA
V _{OH}	Output HIGH Voltage	VCC = Min VIN = VIH or VIL	I _{OH} = -24mA	2.4	3.3	—	V
V _{OL}	Output LOW Voltage	VCC = Min VIN = VIH or VIL	I _{OH} = 24mA	—	0.3	0.55	V

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at VCC = 5.0V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. This test limit for this parameter is ±5µA at TA = -55°C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\bar{OE}_X = \text{GND}$ One Input Bit Toggling Four Output Bits Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	170	220	$\mu\text{A}/\text{MHz}$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 10\text{MHz}$	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	1.7	2.7	mA
		50% Duty Cycle $\bar{OE}_X = \text{GND}$ One Input Bit Toggling Four Output Bits Toggling	$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	2	3.5	
		$V_{CC} = \text{Max.}$ Outputs Open $f_i = 2.5\text{MHz}$	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	3.4	4.9 ⁽⁵⁾	
		50% Duty Cycle $\bar{OE}_X = \text{GND}$ Eight Input Bits Toggling Thirty-Two Output Bits Toggling	$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	5.4	10.9 ⁽⁵⁾	

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.

3. Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I_C formula. These limits are guaranteed but not tested.

6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_t + I_{CCD} (f_{CP} N_C P / 2 + f_i N_i)$$

I_{CC} = Quiescent Current (I_{CCL} , I_{CCH} and I_{CCZ})

ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

D_H = Duty Cycle for TTL Inputs High

N_t = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current caused by an Input Transition Pair (HHL or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$N_C P$ = Number of Clock Inputs at f_{CP}

f_i = Input Frequency

N_i = Number of Inputs at f_i

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	FCT1622344AT		FCT162344CT		FCT162344ET		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t_{PLH}	Propagation Delay A_x to B_{xx}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	4.8	1.5	4.3	1.5	3.8	ns
t_{PHL}			1.5	6.2	1.5	5.8	1.5	5	ns
t_{PZH}	Output Enable Time \bar{OE}_x to B_x		1.5	5.6	1.5	5.2	1.5	4.6	ns
t_{PZL}			—	0.5	—	0.35	—	0.25	ns
$t_{SK1(o)}$	Skew between outputs of same bank and same package (same transition) ⁽³⁾		—	0.5	—	0.5	—	0.5	ns
$t_{SK2(o)}$	Skew between outputs of all banks of same package (A1 thru A8 tied together) ⁽³⁾		—	0.5	—	0.5	—	0.5	ns





NOTES:

1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. This parameter is guaranteed but not production tested.

TEST CIRCUITS AND WAVEFORMS



NOTES:



1. For $t_{SK1(o)}$ OUTPUT1 and OUTPUT2 are in the same bank.
2. For $t_{SK2(o)}$ OUTPUT1 and OUTPUT2 are in different banks on the same part.

SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

DEFINITIONS:


C_L = Load capacitance: includes jig and probe capacitance.
 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.



NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$.

ORDERING INFORMATION



DATA SHEET DOCUMENT HISTORY

1/21/2002 Removed Military temp grade
5/21/2002 Removed TVSOP package



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
(408) 654-6459