

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- $V_{cc} = 3.3\text{V} \pm 0.3\text{V}$, Normal Range, or $V_{cc} = 2.7\text{V}$ to 3.6V , Extended Range
- CMOS power levels ($0.4\mu\text{W}$ typ. static)
- Rail-to-rail output swing for increased noise margin
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components
- Available in SSOP, TSSOP, and TVSOP packages





DESCRIPTION:

The FCT163344 is a 1:4 address/clock driver built using advanced dual metal CMOS technology. This high-speed, low power device provides the ability to fanout to memory arrays. Eight banks, each with a fanout of 4, and 3-state control provide efficient address distribution. One or more banks may be used for clock distribution.

The FCT163344 has series current limiting resistors. These offer low ground bounce, minimal undershoot and controlled output fall times, reducing the need for external series terminating resistors.

A large number of power and ground pins ensure reduced noise levels. All inputs are designed with hysteresis for improved noise margins.

The inputs of the FCT163344 can be driven from either 3.3V or 5V device. This feature allows the use of these devices as translators in a mixed 3.3V/5V supply system.

FUNCTIONAL BLOCK DIAGRAM


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

APRIL 2002

PIN CONFIGURATION

OE1		1	56	OE4
B11		2	55	B81
B12		3	54	B82
GND		4	53	GND
B13		5	52	B83
B14		6	51	B84
VCC		7	50	VCC
A1		8	49	A8
B21		9	48	B71
B22		10	47	B72
GND		11	46	GND
B23		12	45	B73
B24		13	44	B74
A2		14	43	A7
A3		15	42	A6
B31		16	41	B61
B32		17	40	B62
GND		18	39	GND
B33		19	38	B63
B34		20	37	B64
A4		21	36	A5
VCC		22	35	VCC
B41		23	34	B51
B42		24	33	B52
GND		25	32	GND
B43		26	31	B53
B44		27	30	B54
OE2		28	29	OE3

SSOP/ TSSOP/ TVSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to 7	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +60	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. Input terminals.
4. Outputs and I/O terminals.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $F = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0\text{V}$	3.5	6	pF
COUT	Output Capacitance	$V_{OUT} = 0\text{V}$	3.5	7	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
\overline{OE}_X	3-State Output Enable Inputs (Active LOW)
A _X	Inputs
B _{XX}	3-State Outputs

FUNCTION TABLE⁽¹⁾

Inputs		Outputs
\overline{OE}_X	A _X	B _{XX}
L	L	L
L	H	H
H	X	Z

NOTE:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = 2.7V to 3.6V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	—	5.5	V
	Input HIGH Level (I/O pins)			2	—	VCC+0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	—	0.8	V
I _{IH}	Input HIGH Current (Input pins)	VCC = Max.	VI = 5.5V	—	—	±1	μA
	Input HIGH Current (I/O pins)		VI = VCC	—	—	±1	
I _{IL}	Input LOW Current (Input pins)		VI = GND	—	—	±1	
	Input LOW Current (I/O pins)		VI = GND	—	—	±1	
I _{OZH}	High Impedance Output Current	VCC = Max.	VO = VCC	—	—	±1	μA
I _{OZL}	(3-State Output pins)		VO = GND	—	—	±1	
VIK	Clamp Diode Voltage	VCC = Min., I _{IN} = -18mA		—	-0.7	-1.2	V
I _{ODH}	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		-36	-60	-110	mA
I _{ODL}	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		50	90	200	mA
VOH	Output HIGH Voltage	VCC = Min.	I _{OH} = -0.1mA	VCC-0.2	—	—	V
		VIN = VIH or VIL	I _{OH} = -3mA	2.4	3	—	
		VCC = 3V	I _{OH} = -8mA	2.4 ⁽⁵⁾	3	—	
VOL	Output LOW Voltage	VCC = Min.	I _{OL} = 0.1mA	—	—	0.2	V
		VIN = VIH or VIL	I _{OL} = 16mA	—	0.2	0.4	
		VCC = 3V	I _{OL} = 24mA	—	0.3	0.55	
		VIN = VIH or VIL	I _{OL} = 24mA	—	0.3	0.5	
I _{OS}	Short Circuit Current ⁽⁴⁾	VCC = Max., VO = GND ⁽³⁾		-60	-135	-240	mA
V _H	Input Hysteresis	—		—	150	—	mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	VCC = Max. VIN = GND or VCC		—	0.1	10	μA

NOTES:

- For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 3.3V, +25°C ambient.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- VOH = VCC-0.6V at rated current.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} = V _{CC} - 0.6V ⁽³⁾		—	2	30	μA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = Max. Outputs Open \overline{OE}_X = GND One Input Bit Toggling Four Output Bits Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	—	230	320	μA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max., Outputs Open f _i = 10MHz 50% Duty Cycle \overline{OE}_X = GND One Input Bit Toggling Four Output Bits Toggling	V _{IN} = V _{CC} V _{IN} = GND	—	2.3	3.2	mA
		V _{CC} = Max., Outputs Open f _i = 10MHz 50% Duty Cycle \overline{OE}_X = GND One Input Bit Toggling Four Output Bits Toggling	V _{IN} = V _{CC} - 0.6V V _{IN} = GND	—	2.3	3.2	
		V _{CC} = Max., Outputs Open f _i = 2.5MHz 50% Duty Cycle \overline{OE}_X = GND Eight Input Bits Toggling 32 Output Bits Toggling	V _{IN} = V _{CC} V _{IN} = GND	—	4.6	6.4 ⁽⁵⁾	
		V _{CC} = Max., Outputs Open f _i = 2.5MHz 50% Duty Cycle \overline{OE}_X = GND Eight Input Bits Toggling 32 Output Bits Toggling	V _{IN} = V _{CC} - 0.6V V _{IN} = GND	—	4.6	6.5 ⁽⁵⁾	

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at V_{CC} = 3.3V, +25°C ambient.

3. Per TTL driven input. All other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

I_{CC} = Quiescent Current (I_{CCL}, I_{CH} and I_{CCZ})

ΔI_{CC} = Power Supply Current for a TTL High Input

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N_{CP} = Number of Clock Inputs at f_{CP}

f_i = Input Frequency

N_i = Number of Inputs at f_i


SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾

Symbol	Parameter	Condition ⁽²⁾	FCT163344A		FCT163344C		Unit
			Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	
t _{PLH}	Propagation Delay Ax to Bxx	C _L = 50pF R _L = 500Ω	1.5	4.8	1.5	4.3	ns
t _{PHL}			1.5	6.2	1.5	5.8	ns
t _{PZH}	Output Enable Time O _E X to Bxx		1.5	5.6	1.5	5.2	ns
t _{PZL}	Output Disable Time O _E X to Bxx		1.5	0.5	—	0.35	ns
t _{SK(b)}	Skew between outputs of the same bank and same package (same transition) ^(4,5)		1.5	0.5	—	0.5	ns
t _{SK(o)}	Skew between outputs of all banks of the same package (A1 - A8 tied together) ^(4,5)						


NOTES:

1. Propagation Delays and Enable/Disable times are with V_{CC} = 3.3V ±0.3V, Normal Range. For V_{CC} = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
2. See test circuit and waveforms.
3. Minimum limits are guaranteed but not tested on Propagation Delays.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
5. This parameter is guaranteed but not tested. Skew is not guaranteed when V_{CC} < 0.3V.


TEST CIRCUITS AND WAVEFORMS




Test Circuits for All Outputs



Set-up, Hold, and Release Times



Propagation Delay



$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

Output Skew - $t_{SK}(x)$

NOTES:


1. For $t_{SK}(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $t_{SK}(b)$ OUTPUT1 and OUTPUT2 are in the same bank.

SWITCH POSITION


Test	Switch
Open Drain	6V
Disable Low	GND
Enable Low	Open
Disable High	GND
Enable High	Open
All Other Tests	Open

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.
 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.
3. If V_{CC} is below 3V, input voltage swings should be adjusted not to exceed V_{CC} .

ORDERING INFORMATION



DATA SHEET DOCUMENT HISTORY

4/22/2002 Removed blank speed grade



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:

logichelp@idt.com
(408) 654-6459