

IMS1620 CMOS High Performance 16K x 4 Static RAM

FEATURES

- INMOS' Very High Speed CMOS
- Advanced Process 1.6 Micron Design Rules
- 16K x 4 Bit Organization
- 25, 30, 35, 45 and 55 nsec Access Times
- Fully TTL Compatible
- · Common Data Input & Output
- Three-state Output
- Power Down Function
- Single +5V ± 10% Operation
- · 22-Pin, 300-mil DIP (JEDEC Std.)
- · 22-Pin Ceramic LCC (JEDEC Std.)
- · 24-Pin, 300-mil SOJ

DESCRIPTION

The INMOS IMS1620 is a high performance 16K x 4 CMOS Static RAM. The IMS1620 provides maximum density and speed enhancements with the additional CMOS benefits of lower power and superior reliability.

The IMS1620 features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Additionally, the IMS1620 provides a Chip Enable (/E) function that can be used to place the device into a low-power standby mode.

The IMS1624 is the functional equivalent of the IMS1620 with the addition of an Output Enable input.

The IMS1620M and IMS1620LM are MIL-STD-883 versions intended for military applications.



IMS1620

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to Vss2.0 to	o 7.0V
Voltage on I/O1.0 to Vo	c+0.5
Temperature Under Bias55° C to	125°C
Storage Temperature65° C to	150°C
Power Dissipation	1W
DC Output Current	.25mA
(One output at a time, one second duration)	

*Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	
Vss	Supply Voltage	0	0	0	V	
ViH	Input Logic "1" Voltage	2.0		Vcc+.5	V	All inputs
VIL	Input Logic "0" Voltage	-1.0°		0.8	\vee	All inputs
TA	Ambient Operating Temperature	0	25	70	°C	400 linear ft/min air flow

*Viumin = -3 volts for pulse width <20ns, note b.

DC ELECTRICAL CHARACTERISTICS ($0^{\circ}C \le Ta \le 70^{\circ}C$) ($Vcc = 5.0V \pm 10\%$)^a

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
ICC1	Average Vcc Power Supply Current		110 100	mA mA	tAVAV = 25ns and 30ns tAVAV = 35, 45 and 55ns
Icc2	Vcc Power Supply Current (Standby,Stable TTL Input Levels)		25	mA	E ≥ Vi⊢. All other inputs at ViN ≤ Vi∟ or ≥ Vi⊢
Іссэ	Vcc Power Supply Current (Standby, Stable CMOS Input Levels)		14	mA	$E \ge$ (Vcc - 0.2) . All other inputs at Vin \le 0.2 or \ge (Vcc - 0.2V)
ICC4	Vcc Power Supply Current (Standby, Cycling CMOS Input Levels)		17	mA	$E \ge$ (Vcc - 0.2). Inputs cycling at VIN \le 0.2 or \ge (Vcc - 0.2V)
Пілк	Input Leakage Current (Any Input)		±1	μА	Vcc = max VIN = Vss to Vcc
Iolk	Off State Output Leakage Current		±5	μA	Vcc = max VIN = Vss to Vcc
Vон	Output Logic "1" Voltage	2.4		V	юн = -4mA
Vol	Output Logic "0" Voltage		0.4	V	Iol = 8mA

Note a: lcc is dependent on output loading and cycle rate, the specified values are obtained with the output unloaded.

AC TEST CONDITIONS

CAPACITANCE^b (Ta=25°C, f=1.0MHZ)

ACTECT CONDITIONS			· · · · · · · · · · · · · · · · · · ·		
Input Pulse Levels	SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
Input Rise and Fall Times	CIN	Input Capacitance	4	pF	$\Delta V = 0$ to $3V$
Output Load	Cour	Output Capacitance	7	pF	$\Delta V = 0$ to $3V$

Note b: This parameter is sampled and not 100% tested



RECOMMENDED AC OPERATING CONDITIONS (0°C \leq TA \leq 70°C) (Vcc = 5.0V \pm 10%) **READ CYCLE**^g

	SYM	-	PARAMETER			1620-25 1620		IMS 1620-30		1620-30		620-30 1620-35				IMS 1620-55		UNITS	N O T E S
No	Standard	Alternate		MIN	MAX	MIN	MAX	MIN	MAX	MIN	мах	MIN	MAX	3	3				
1	tELQV	t ACS	Chip Enable Access Time		25		30		35		45		55	ns					
2	tAVAV	t RC	Read Cycle Time	25		30		35		45		55		ns	С				
3	tAVQV	t AA	Address Access Time		25		30		35		45		55	ns	d				
4	tAXQX	tон	O/P Hold After Address Change	5		5		5		5		5		ns					
5	tELQX	tLZ	Chip Enable to O/P Active	5		5		5		5		5		ns	j				
6	t EHQZ	tHZ	Chip Disable to Output Inactive	0	15	0	15	0	15	0	20	0	25	ns	f, j				
7	t ELICCH	t PU	Chip Enable to Power Up	0		0		0		0		0		ns	j				
8	tEHICCL	t PD	Chip Enable to Power Down		25		30		35		45		55	ns	j				
		tТ	Input Rise and Fall Times		50		50		50		50		50	ns	e, j				

Note c: For READ CYCLE 1 & 2, W is high for entire cycle.

Note d: Device is continuously selected; E low.

Note e: Measured between ViL max and ViH min.

Note I: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion

Note j: Parameter guaranteed but not tested.







mos

RECOMMENDED AC OPERATING CONDITIONS (0°C \leq TA \leq 70°C) (Vcc = 5.0V \pm 10%) WRITE CYCLE 1: \overline{W} CONTROLLED^{g,h}

	SYM	BOL	PARAMETER															IMS 5 1620-55		U N I T	N O T E
No	Standard	Alternate		MIN	MAX	S	s														
9	tAVAV	tWC	Write Cycle Time	25		30		35		45		55		ns							
10	tWLWH	twp	Write Pulse Width	20		20		30		30		40		ns							
11	t ELWH	tcw	Chip Enable to End of Write	20		20		30		30		40		ns							
12	t DVWH	tow	Data Setup to End of Write	13		15		15		20		25		ns							
13	tWHDX	t DH	Data Hold after End of Write	0		0		0		0		0		ns							
14	tAVWH	taw	Address Setup End of Write	20		25		30		30		40		ns							
15	tAVWL	tAS	Address Setup to Start of Write	0		0		0		0		0		ns							
16	tWHAX	tWR	Address Hold after End of Write	5		5		5		0		0		ns							
17	tWLOZ	twz	Write Enable to Output Disable	0	15	0	15	0	20	0	20	0	25	ns	f,j						
18	tWHOX	tow	Write Enable to Output Disable	0		0		0		0		0		ns	i						

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g: Ē and W must transition between ViH to VIL or VIL to VIH in a monotonic fashion.

Note h: \bar{E} or W must be $\geq V_{H}$ during address transitions.

Note i: If W is low when E goes low, the outputs remain in the high impedance state.

Note j: Parameter guaranteed but not tested.

WRITE CYCLE 1



nnos

RECOMMENDED AC OPERATING CONDITIONS (0°C \leq Ta \leq 70°C) (Vcc = 5.0V ±10%) WRITE CYCLE 2: \tilde{E} CONTROLLED^{g, h}

	SYM	IBOL	PARAMETER		AS 0-25	IN 1620	IS 0-30	IN 1620	-	IM 1620		IN 1620	IS)-55	U N I T	N O T E
No	Standard	Alternate		MIN			MIN MAX		MIN MAX		MIN MAX		s	s	
19	tAVAV	tWC	Write Cycle Time	25		30		35		45		55		ns	
20	tWLEH	twp	Write Pulse Width	20		20		30		30		40		ns	
21	t ELEH	tcw	Chip Enable to End of Write	20		20		30		30		40		ns	
22	t DVEH	tow	Data Setup to End of Write	13		15		15		20		25		ns	
23	tEHDX	t DH	Data Hold after End of Write	0		0		0		0		0		ns	
24	tAVEH	t AW	Address Setup to End of Write	20		25		30		30		40		ns	
25	t EHAX	tWR	Address Setup to Start of Write	5		5		5		0		0		ns	
26	tAVEL	t AS	Address Hold after End of Write	0		0		0		0		0		ns	
27	tWLQZ	tWZ	Write Enable to Output Disable	0	15	0	15	0	15	0	20	Ó	25	ns	f.j

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E and W must transition between ViH to VIL or VIL to VIH in a monotonic fashion.

Note h: E or W must be ≥ Vi⊮ during address transitions.

Note i: If W is low when E goes low, the output remains in the high impedance state.

Note j: Parameter guaranteed but not tested.

WRITE CYCLE 2



Inmos

DEVICE OPERATION

The IMS1620 has two control inputs, Chip Enable (/E) and Write Enable (/W), 14 address inputs (A0 -A13), and four Data I/O pins.

The /E input controls device selection as well as active and standby modes. With /E low, the device is selected and the 14 address inputs are decoded to select one 4-bit word out of 16,384. Read and Write operations on the memory cells are controlled by the /W input. With /E high, the device is deselected, the outputs are disabled and the power consumption is reduced to less than one-fourth of the active mode power with TTL levels and even lower with CMOS levels.

READ CYCLE

A read cycle is defined as $/W \ge V \bowtie$ min with $/E \le V \bowtie$ max. Read access time is measured from either /E going low or from valid address.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while /E is low. The outputs remain active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and long as /E remains low, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform shows a read access that is initiated by /E going low. As long as address is stable when /E goes low, valid data is at the outputs at the specified Chip Enable Access time. If address is not valid when /E goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

WRITE CYCLE

The write cycle of the IMS1620 is initiated by the latter of /E or /W to transition from a high to a low. In the case of /W falling last, the output buffers are turned on teLox after the falling edge of /E (just as in a read cycle). The output buffers are then turned off within twLozof the falling edge of /W. During this interval it is possible to have bus contention between devices with common I/O configurations. Therefore input data should not be active until twLoz to aviod bus contention.

WRITE CYCLE 1 waveform shows a write cycle terminated by /W going high. Data set-up and hold times are referenced to the rising edge of /W. When /W goes high at the end of the cycle with /E active, the output of the memory becomes active. The data from the memory will be the same as the input data unless the input data or address changes.

WRITE CYCLE 2 waveform shows a write cycle terminated by /E going high. Data set-up and hold times are referenced to the rising edge of /E. With /E high the outputs remain in the high impedance state.

POWER DISTRIBUTION

mos

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1620. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Current transients associated with the operation of any high speed device have very high frequency components, so line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad and be placed between each row of devices in the array. A larger tantalum capacitor of a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path. The ground grid of the memory array should extend to the TTL driver periphery circuit area This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise.

TERMINATION

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended. The termination may be either series or parallel.

The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a series resistor in the signal line at the output of the TTL driver to dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical. The line should be kept short by placing the driver-termination combination close to the memory array.

Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33 ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically.

Туре	Package	Lead finish
A	Formed flat-pack	gold
В	Formed flat-pack	solder
С	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
н	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
ĸ	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
Р	Plastic DIP	solder
S	Sidebraze ceramic DIP	gold
Т	(Skinny) Flat-pack	solder
W	Ceramic LCC	gold
Y	(Skinny) Flat-pack	gold

FIGURE 1. OUTPUT LOAD 5.0V 480Ω 1/O (Dout) 255Ω 50PE AND FIXTURE)

ORDERING INFORMATION

DEVICE	SPEED	PACKAGE	PART NUMBER
	25ns	PLASTIC DIP	IMS1620P-25
	25ns	CERAMIC DIP	IMS1620S-25
	25ns	CERAMIC LCC	IMS1620W-25
	25ns	PLASTIC SOJ	IMS1620E-25
	30ns	PLASTIC DIP	IMS1620P-30
	30ns	CERAMIC DIP	IMS1620S-30
	30ns	CERAMIC LCC	IMS1620W-30
IMS1620	30ns	PLASTIC SOJ	IMS1620E-30
	35ns	PLASTIC DIP	IMS1620P-35
	35ns	CERAMIC DIP	IMS1620S-35
	35ns	CERAMIC LCC	IMS1620W-35
	35ns	PLASTIC SOJ	IMS1620E-35
	45ns	PLASTIC DIP	IMS1620P-45
	45ns	CERAMIC DIP	IMS1620S-45
	45ns	CERAMIC LCC	IMS1620W-45
	45ns	PLASTIC SOJ	IMS1620E-45
	55ns	PLASTIC DIP	IMS1620P-55
	55ns	CERAMIC DIP	IMS1620S-55
	55ns	CERAMIC LCC	IMS1620W-55
	55ns	PLASTIC SOJ	IMS1620E-55



PACKAGING INFORMATION



22 Pin Leadless Chip Carrier

Dim	Inc	hes	mr	Notes	
Dim	Nom	Tol	Nom	Tol	notes
A	.071	.007	1.803	.178	
B1	.025	.003	.635	.076	
D	.490	.006	13.446	.152	
E	.290	.006	7.366	.152	
e1	.050		1.270		





mos