

IMS1630M IMS1630LM CMOS High Performance 8K x 8 Static RAM MIL-STD-883C

FEATURES

- INMOS' Very High Speed CMOS
- Military Temperature Range (-55°C to 125°C)
- Advanced Process 1.6 Micron Design Rules
- · 8K x 8 Bit Organization
- 45, 55 and 70 ns Address Access Times
- 45, 55 and 70 ns Chip Enable Access Times
- Fully TTL Compatible
- Common Data Inputs and Outputs
- Single +5V ± 10% Operation
- Fast Write Cycle when Outputs Disabled
- Standard Military Drawing version available
- 28 pin DIP, 32 pin LCC (JEDEC Standard)
- Battery Backup Operation 2V data retention (L version only)

DESCRIPTION

The IMS1630M is a high speed CMOS 8K x 8 Static RAM processed in full compliance to MIL-STD-883C.

The IMS1630M features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. The IMS1630M provides two Chip Enable functions (/E1, E2) to place the circuit in a reduced power standby mode.

The IMS1630LM is a low power version offering battery backup data retention operating from a 2 volt supply.

The IMS1630M and IMS1630LM are VLSI Static RAMs intended for military applications that demand high performance and superior reliability.



November 1989

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to Vss2.0 to 1	7.0V
Voltage on I/O1.0 to (Vcc+0	.5)V
Temperature Under Bias	25°C
Storage Temperature65° C to 15	0°C
Power Dissipation	.1W
DC Output Current	Amd
(One putput at a time, one second duration)	

"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING CONDITIONS

	PARAMETER	MIN	ТҮР	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	
Vss	Supply Voltage	0	0	0	V	
ViH	Input Logic "1" Voltage	2.0		Vcc+0.5	V	All inputs
VIL	Input Logic "0" Voltage	-1.0*		0.8	V	All inputs
TA	Ambient Operating Temperature	-55		+125	°C	400 linear ft/min air flov

*Vil. min = -3.0 volts for pulse width <20ns, note b.

DC ELECTRICAL CHARACTERISTICS (-55°C \leq TA \leq 125°C) (Vcc = 5.0V \pm 10%)^a

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
ICC1	Average Vcc Power Supply Current		85	mA	tAVAV = tAVAV (min)
ICC2	Vcc Power Supply Current (Standby,Stable TTL Input Levels)		30	mA	E 2 ViH . All other inputs at VIN 5 VIL or 2 VIH
ICC3	Vcc Power Supply Current (Standby, Stable CMOS Input Levels)		17	mA	E ≥ (Vcc - 0.2) . All other inputs at ViN ≤ 0.2 or ≥ (Vcc - 0.2V)
ICC4	Vcc Power Supply Current (Standby, Cycling CMOS Input Levels)		20	mA	E ≥ (Vcc - 0.2). All other inputs cycling at ViN ≤ 0.2 or ≥ (Vcc - 0.2V)
lilk	Input Leakage Current (Any Input)		±5	μА	Vcc = max ViN = Vss to Vcc
IOLK	Off State Output Leakage Current		±10	µА	Vcc = max VIN = Vss to Vcc
Vон	Output Logic "1" Voltage	2.4		V	lout = -4mA
VOL	Output Logic "0" Voltage		0.4	V	lout = 8mA

Note a: Icc is dependent on output loading and cycle rate, the specified values are obtained with the output unloaded.

AC TEST CONDITIONS

CAPACITANCE^b (TA=25°C, f=1_0MHZ)^b

Input Pulse Levels	
Input Rise and Fall Times	
Input and Output Timing Reference Levels 1.5V	
Output Load See Figure 1	

OAFAOI	CAPACITAILOE (IN-LO C)											
SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS								
CIN	Input Capacitance	5	pF	$\Delta V = 0$ to $3V$								
Соит	Output Capacitance	7	рF	$\Delta V = 0$ to $3V$								

Note b: This parameter is sampled and not 100% tested.

RECOMMENDED AC OPERATING CONDITIONS (-55°C \leq T_A \leq 125°C)(V_{CC} = 5 0V \pm 10%) **READ CYCLE⁹**

NO.	SYMB	OL	DADAMETED	1630		1630	M-66	1630		LINUTO	NOTEO
NU.	Biundard	Al teo reals	PARAMETER	MIN	MAX		MAX	10 H	MAX	UNITS	NOTES
1	^t E1LQV	t _{ACS}	Chip Enable Access Time		45		55		70	ns	
2	tE2HQV	LACS	Chip Enable Access Time		45		55		70	ns	
3	tAVAV	^L RC	Read Cycle Time	45		55		70		ns	с
4	TAVOV	t _{AA}	Address Access Time		45		55		70	ns	d
5	GLOV	^t OE	Output Enable to Data Valid		15		20		25	ns	
6	tAXOX	ЮН	Output Hold After Address Change	5		5		5		ns	
7	^t E1LOX	٤z	Chip Enable to Output Active	5		5		5		ns	
8	tE1HQZ	Чнz	Chip Disable to Output Inactive	0	20	0	25	0	25	ns	f, j
9	tE2HQX	٤z	Chip Enable to Output Active	5		5		5		ns	
10	tE2LOZ	Чнz	Chip Disable to Output Inactive	0	20	0	25	0	25	ns	f, j
11	^t GLOX	٤z	Output Enable to Output Active	5		5		5		ns	
12	¹ GHOZ	Чнz	Output Disable to Output Inactive	0	20	0	25	0	25	ns	f, j
13	tE1LICCH	ΨU	Chip Enable to Power Up	0		0		0		ns	j
14	tE1HICCL	ΨD	Chip Enable to Power Down		25		30		35	ns	j
15	tE2HICCH	¹ PU	Chip Enable to Power Up	0		0		0		ns	j
16	tE2LICCL	ΨD	Chip Disable to Power Down		25		30		35	ns	j
		tT	Input Rise and Fall Times		50		50		50	ns	e, j

Note c: For READ CYCLE 1 & 2, W is high for entire cycle

Note d: Device is continuously selected, E1 low, G low and E2 high.

Note e: Measured between VIL max and VIH min.

Note 1: Measured ±200mV from steady state output voltage. Load capacitance is SpF. Note g: E1, E2, G and W must transition between V_{IH} to V_{IL} or V_{IL} to V_{IH} in a monotonic fashion.

Note j: Parameter guaranteed but not tested.

READ CYCLE 1^{c, d}



READ CYCLE 2°



mos

RECOMMENDED AC OPERATING CONDITIONS (-55°C \leq Ta \leq 125°C) (Vcc = 5.0V \pm 10%) WRITE CYCLE 1: W CONTROLLED^{g,h}

	SYM	BOL	PARAMETER	IMS 1630M- 45		IMS 1630M- 55		IMS 1630M- 70		UNITS	NOTES
No	Stan'd	Alt.				MIN	MAX	MIN	MAX		
18	1AVAV	t WC	Write Cycle Time*	45		55		70		ns	
19	tWLWH	twp	Write Pulse Width	35		45		50		ns	
20	tE1LWH	tcw	Chip Enable 1 to End of Write	35		45		50		ns	
21	tE2HWH	tcw	Chip Enable 2 to End of Write	35		45		50		ns	
22	1DVWH	t DW	Data Setup to End of Write	20		25		25		ns	
23	1WHDX	t DH	Data Hold after End of Write	0		0		0		ns	
24	tAVWH	t AW	Address Setup to End of Write	35		45		50		ns	
25	1AVWL	t AS	Address Setup to Start of Write	0		0		0		ns	
26	1WHAX	tWR	Address Hold after End of Write	0		0		0		ns	
27	tWLQZ	1 WZ	Write Enable to Output Disable	0	20	0	20	0	25	ns	f.j
28	tWHQX	tow	Output Active After End of Write	5		5		5		ns	ij

WRITE CYCLE 2: E1 OR E2 CONTROLLED^{9,h}

	SYMB	OL	PARAMETER	IMS 1630M- 45		IMS 1630M- 55		IMS 1630M- 70		UNITS	NOTES
No	Stan'd	Alt.			MAX	MIN	MAX	MIN	MAX		
29	TAVAV	t WC	Write Cycle Time	45		55		70		ns	
30	tWLE1H	twp	Write Pulse Width	35		45		50		ns	
31	tE1LE1H	tcw	Chip Enable 1 to End of Write	35		45		50		ns	
32	tE2HE2L	tcw	Chip Enable 2 to End of Write	35		45		50		ns	
33	tDVE1H	tow	Data Setup to End of Write	20		25		25		ns	
34	tE1HDX	t DH	Data Hold after End of Write	0		0		0		ns	
35	tAVE1H	t AW	Address Setup to End of Write	35		45		50		ns	
36	tE1HAX	t wR	Address Hold after End of Write	0		0		0		ns	
37	tAVE1L	t AS	Address Setup to Start of Write	0		0		0		ns	
38	tWLQZ	t WZ	Write Enable to Output Disable	0	20	0	20	0	25	ns	t.j

WRITE CYCLE 3: FAST WRITE, OUTPUTS DISABLED (DEVICE CONTINUOUSLY SELECTED, G HIGH)^{g,h}

	SYMB	OL	PARAMETER	1630	IMS 1630M- 45		IMS 1630M- 55		AS 0M- 20	UNITS	NOTES
No	Stan'd	Alt.		MIN	MAX	MIN	MAX	MIN	MAX		
39	1AVAV	1 WC	Write Cycle Time	25		30		35		ns	
40	twLWH	t WP	Write Pulse Width	20		25		30		ns	
41	tDVWH	1 CW	Data Set-up to End of Write	20		25		30		ns	
42	1 WHDX	tcw	Data Hold After End of Write	0		0		0		ns	
43	tAVWH	1 DW	Address Set-up to End of Write	20		25		30		ns	
44	tWHAX	1 DH	Addres Hold After End of Write	0		0		0		ns	
45	tAVWL	t AS	Address Set-up to Start of Write	0		0		0		ns	

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E1, E2, G and W must transition between Vie to Vie or Vie to Vie in a monotonic fashion.

Note h: E1, or W must be $\geq V_{H}$ or E2 must be $\leq V_{L}$ during address transitions.

Note i: If W is low when the later of E1 goes low or E2 goes high, the outputs remain in the high impedance state.

Note j: Parameter guaranteed but not tested.



inmos.

DEVICE OPERATION

The IMS1630M has four control inputs, Chip Enable1 (E1), Chip Enable 2 (E2), Write Enable (\overline{W}) and Output Enable (G). There are also13 address inputs (A0 -A12) and eight Data I/O lines (I/O 1 to I/O 8). The Enable inputs control device selection as well as active and standby modes. The \overline{W} input controls the mode of operation (Read or Write). The G input controls only the state of the eight output drivers.

With both E1 low and E2 high, the device is selected and the 13 address inputs are decoded to select one 8-bit word out of 8K words. Read and Write operations on the memory cells are controlled by the W input. With either E1 high or E2 low, the device is deselected, the outputs disabled and the power consumption is reduced to less than one-lourth of the active mode power. G serves only to control the operation of the output drivers. When G is high, the output drivers are in a high impedance state, independant of the E1, E2 and W inputs.

READ CYCLE

A read cycle is defined as $W \ge V \Vdash min$ with $E1 \le V \Vdash max$, $E2 \ge V \Vdash min$ and $\overline{G} \le V \Vdash max$. Read access time is measured from the later of either $\overline{E1}$ going low, E2 going high, valid address, or \overline{G} going low.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while E1 is low and E2 is high (with G low). The output remains active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and the output remains valid for a minimum of tAXQX. As long as E1 remains low and E2 is high, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform shows a read access that is initiated by the later of E1 going low, E2 going high or G going low. As long as address is stable when the later of E1 goes low or E2 goes high, valid data is at the output at the later of tE1LQV, tE2HQV or tGLQV. If address is not valid when the later of E1 goes low or E2 goes high, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

The G signal controls the output buffer. G is required to be low (along with E1 low and E2 high) in order for I/O1 - I/O 8 to be active.

WRITE CYCLE

The write cycle of the IMS1630M is initiated by the later of E1 or W to transition from a high to a low or E2 transitioning from low to high. The G control will remove bus contention if held high throughout the duration of the write cycle. If G is low during a W controlled write cycle (Write Cycle 1), the output buffer will be turned on by the later of tE1LQX after the falling edge of E1 or tE2HQX after the rising edge of E2. The output buffer is then turned off within tWLQZ of the falling edge of

W. During this interval, it is possible to have bus contention between devices with common input/output connections. Therefore the recommended mode of operation is to keep G high during the write cycle. During a write cycle, data on the inputs is written into the selected cells and the outputs are floating.

For any write cycle, tAVWL, tAVE1L, or tAVE2H must be met, depending on whether E1, E2 or W is the last to transition. After either W or E1 goes high or E2 goes low to termhate the write cycle, addresses may change. If address set-up and hold times are not met, contents of other cells may be altered in unpredictable ways. The fidelity of the W control signal is very important. Excessive ringing on high to low transitions may cause signals to rise above VIL max, violating the minimum W pulse width specification - tWLWH.

WRITE CYCLE 1 waveform shows a write cycle terminated by \overline{W} going high. Data set-up and hold times are referenced to the rising edge of \overline{W} . When \overline{W} goes high while E1 is low and E2 is high, the outputs remain in a high impedance state (unless \overline{G} is low). If \overline{G} is low when \overline{W} goes high at the end of a write cycle the data read from the memory will be the same as the data just written into the memory. Thus, no data bus contention will occur.

WRITE CYCLE 2 waveform shows a write cycle terminated by the later E1 going high or E2 going low. Data setup and hold times are referenced to the later of the rising edge of E1 or the falling edge of E2. With either E1 high or E2 low the outputs remain in the high impedance state.

When using WRITE CYCLE 1 proper management of the \bar{G} control signal will avoid bus contention. If \bar{G} is low when \overline{W} goes high (with $\bar{E}1$ low and E2 high) the output buffers will be active tWHQX after the rising edge of \overline{W} . Data out will be the same as the data just written, unless the address changes. If input data from the previous cycle is still valid after the address changes, contention may result. Contention may also result if the device is selected (E1 low, E2 high, \bar{G} low) before \overline{W} goes low and input data is valid early in the cycle. The recommended mode of operation is to keep \bar{G} high except when reading data from the device, thus avoiding bus contention.

TTL VS. CMOS INPUTLEVELS

The INMOS 1630M is fully compatible with TTL input levels. The input circuitry of the IMS1630M is designed for maximum speed and also for conversion of TTL level signals to the CMOS levels required for internal operation. The IMS1630M consumes less power when CMOS levels are used instead of TTL levels. The lower CMOS levels specifications (Icc3 and Icc4) may be achieved by using CMOS levels. The power consumption will be lower at typical TTL levels than at the worst case levels.



POWER DISTRIBUTION

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1630M. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Current transients associated with the operation of any high speed device have very high frequency components, so line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 µF and be placed between each row of devices in the array. A larger tantalum capacitor of a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path. The ground grid of the memory array should extend to the TTL driver periphery circuit area. This will provide a solid ground reference for the drivers and prevent loss of operating margin due to differential ground noise.

TERMINATION

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended. The termination may be either series or parallel.

The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a series resistor in the signal line at the output of the TTL driver to dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical. The line should be kept short by placing the driver-termination combination close to the memory array.

Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33 ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically. A resistor of predetermined value may not properly terminate the transmission line.

Proper power distribution techniques, including adequate use of decoupling capacitors, and proper termination of TTL drive outputs are some of the most important yet basic guidelines that need to be followed when designing and building a memory board. The guidelines are intended to maintain the operating margins of all devices on the memory board by providing a quiet environment free of noise spikes, undershoot, and excessive ringing. It is wise to verify signal fidelity by observation utilising a wideband oscilloscope and probe.

SYMBOL	PARAMETER	MIN	TYP"	MAX	UNITS	NOTES
VDR	Data Retention Voltage	2.0			volts	$V_{IN} \le 0.2V \text{ or } \ge (Vcc - 0.2V) E \ge (Vcc - 0.2V)$
ICCDR1	Data Retention Current		15	1200	μA	VCC = 3.0 volts
ICCDR2	Data Retention Current		10	800	μA	V _{CC} = 2.0 volts
¹ EHVCCL	Deselect Time (tCDR)	0			ns	j,k
^t VCCHEL	Recovery Time (IR)	t _{RC}			ns	j,k (t _{RC} = Read Cycle Time)

DATA RETENTION (L version only) (-55°C \leq TA \leq 125°C)

Typical data retention parameters at 25 °C

Note j: Parameter guaranteed but not tested

Note k: Supply recovery rate should not exceed 100mV per10µs from VDR to VCC min



Туре	Package	Lead finish
A	Formed flat-pack	gold
B	Formed flat-pack	solder
C	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
H	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
K	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
P	Plastic DIP	solder
S	Sidebraze ceramic DIP	gold
Т	(Skinny) Flat-pack	solder
W	Ceramic LCC	gold
Y	(Skinny) Flat-pack	gold



TRUTH TABLE

E	E2	W	G	I/O	MODE
Н	×	Х	X	HI-Z	Standby (Isb)
Х	L	Х	X	HI-Z	Standby(lsb)
L	н	Н	н	HI-Z	Output disable
L	н	н	L	Dout	Read
L	н	L	X	Din	Write

Standard Military Drawing version available, see SMD Reference Guide

ORDERING INFORMATION

DEVICE	SPEED	PACKAGE	PART NUMBER		
DEVICE		PACKAGE	STANDARD	LOW POWER	
IMS 1630M IMS1630LM	45ns 45ns 55ns 55ns 70ns 70ns	CERAMIC DIP CERAMIC LCC CERAMIC DIP CERAMIC LCC CERAMIC DIP CERAMIC LCC	IMS1630S-45M IMS1630N-45M IMS1630S-55M IMS1630N-55M IMS1630S-70M IMS1630N-70M	IMS1630LS45M IMS1630LN45M IMS1630LS55M IMS1630LN55M IMS1630LS70M IMS1630LN70M	

PACKAGING INFORMATION

28 Pin Ceramic Dual-In-Line



32 Pin Leadless Chip Carrier

Dim	Inches		mn	Notes	
Dim	Nom	Tol	Nom	Tol	notes
A	.071	.007	1.803	.178	
B1	.025	.003	.635	.076	
D	.550	.010	13.970	.254	
E	.450	.010	11.43	.254	
e1	.050	.002	1.270	.051	





O inmos

IMS	1605M:	64K	X	1		
IMS	1625M:	16K	X	4		
IMS	1629M:	16K	X	4	with	Output Enable
IMS	1626/7M:	16K	X	4	with	Separate I/Os
IMS	1635M:	8K	x	8		
IMS	1695M:	8K	х	9		

Advance Information

FEATURES

- INMOS' Very High Speed Double Metal CMOS
- Advanced Process-1.2 Micron Design Rules
- · 64K Bit Devices
- 20, 25, and 35ns Address Access Times
- · 20, 25 and 35 ns Chip Enable Access Times
- Fully TTL Compatible
- Single +5V ± 10% Operation
- Battery Backup Operation 2V Data Retention, 10µA typical at 25°C
- · Packages include: DIP and LCC

IMS16X5M series High Performance Memory Products MIL-STD-833C

DESCRIPTION

The INMOS IMS16X5M series are high speed advanced 64K double layer metal CMOS Static RAMs.

The range features fully static operation requiring no external clocks or timing strobes, with equal access and cycle times. A chip enable function (E) that can be used to place the device into a low-power standby mode is available on all organisations. The 8K x 8 organisations provide an additional Chip Enable for reduced low-power standby mode. Output Enable (G) is an enhancement on organisations requiring fast access to data and enhanced bus contention control. The 16x5M series are intended for military applications that demand high performance and superior reliability.



November 1989