



SLLS918A-JULY 2008-REVISED SEPTEMBER 2011

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS

Check for Samples: ISO721-Q1, ISO722-Q1

FEATURES

- Qualified for Automotive Applications
- 4000-V_(peak) Isolation
 - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2), IEC 61010-1
 - 50-kV/s Transient Immunity (Typ)
- Signaling Rate 0 Mbps to 150 Mbps
 - Low Propagation Delay
 - Low Pulse Skew (Pulse-Width Distortion)

- Low-Power Sleep Mode
- High Electromagnetic Immunity
- Low Input Current Requirement
- Failsafe Output
- Drop-In Replacement for Most Optical and Magnetic Isolators

DESCRIPTION

The ISO72x-Q1 is a digital isolator with a logic input and output buffer separated by a silicon oxide (SiO_2) insulation barrier. This barrier provides galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, this device prevents noise currents on a data bus or other circuits from entering the local ground, and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc refresh pulse is not received for more than 4 μ s, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state.



FUNCTION DIAGRAM

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLS918A – JULY 2008 – REVISED SEPTEMBER 2011



DESCRIPTION (CONTINUED)

The symmetry of the dielectric and capacitor within the integrated circuitry provides for close capacitive matching and allows fast transient voltage changes between the input and output grounds without corrupting the output. The small capacitance and resulting time constant provide for fast operation with signaling rates⁽¹⁾ from 0 Mbps (dc) to 100 Mbps.

The device requires two supply voltages of 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply, and all outputs are 4-mA CMOS. The device has a TTL input threshold and a noise-filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of the device.

The ISO722 device includes an active-low output enable that when driven to a high logic level, places the output in a high-impedance state and turn off internal bias circuitry to conserve power.

The ISO72x-Q1 is characterized for operation over the ambient temperature range of -40°C to 125°C.

(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



ORDERING INFORMATION⁽¹⁾

T _A	PACK	AGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 125°C		Deal of 2500	ISO721QDRQ1	IS721Q
–40°C to 125°C	SOIC – D	Reel of 2500	ISO722QDRQ1	IS722Q

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Table 1. REGULATORY INFORMATION

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice: CA-5A	Recognized under 1577 Component Recognition Program ⁽¹⁾
File Number: 40016131	File Number: 1698195	File Number: E181974

(1) Production tested \ge 3000 V_{RMS} for 1 second in accordance with UL 1577.



SLLS918A - JULY 2008-REVISED SEPTEMBER 2011

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

V_{CC}	Supply voltage ⁽²⁾ , V _{CC1} , V _{CC2}		–0.5 V to 6 V
VI	Voltage at IN or OUT terminal		–0.5 V to 6 V
I _O	Output current	±15 mA	
TJ	Maximum virtual-junction temperature		170°C
FOD		Human-Body Model ⁽³⁾	±2 kV
ESD	Electrostatic discharge rating	Charged-Device Model ⁽⁴⁾	±1 kV

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values. Vrms (2) values are not listed in this publication.

JEDEC Standard 22, Test Method A114-C.01 JEDEC Standard 22, Test Method C101 (3)

(4)

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V_{CC}	Supply voltage ⁽¹⁾ , V _{CC1} , V _{CC2}		3	5.5	V
I _{OH}	High-level output current			4	mA
I _{OL}	Low-level output current		-4		mA
t _{ui}	Input pulse width				ns
V _{IH}	High-level input voltage (IN)	High-level input voltage (IN)			V
VIL	Low-level input voltage (IN)		0	0.8	V
T _A	Operating free-air temperature		-40	125	°C
T_{J}	Operating virtual-junction temperature	See the Thermal Characteristics table		150	°C
Н	External magnetic field intensity per IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m

(1) For 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3 V to 3.6 V.

IEC 60747-5-2 INSULATION CHARACTERISTICS⁽¹⁾

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SPECIFICATIONS	UNIT
VIORM	Maximum working insulation voltage		560	V
		After Input/Output Safety Test Subgroup 2/3 $V_{PR} = V_{IORM} \times 1.2$, t = 10 s, Partial discharge < 5 pC	672	V
V _{PR}	Input to output test voltage	Method a, $V_{PR} = V_{IORM} \times 1.6$, Type and sample test with t = 10 s, Partial discharge < 5 pC	896	V
		Method b1, $V_{PR} = V_{IORM} \times 1.875$, 100 % Production test with t = 1 s, Partial discharge < 5 pC	1050	V
VIOTM	Transient overvoltage	t = 60 s	4000	V
R _S	Insulation resistance	$V_{IO} = 500 \text{ V at } T_{S}$	>10 ⁹	Ω
	Pollution degree		2	

(1) Climatic Classification 40/125/21

SLLS918A – JULY 2008 – REVISED SEPTEMBER 2011

www.ti.com

STRUMENTS

EXAS

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} 5-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	l	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	V averally average	Quiescent				0.5	1	
I _{CC1}	V _{CC1} supply current	25 Mbps	$V_{I} = V_{CC}$ or 0 V, No load			2	4	mA
		ISO722-Q1 Sleep Mode		EN at V _{CC}			200	μA
I _{CC2}	V_{CC2} supply current	Quiescent	$V_{I} = V_{CC}$ or 0 V, No load	EN at 0 V or ISO721-Q1		8	12	mA
		25 Mbps	$V_I = V_{CC}$ or 0 V, No load			10	14	
V	High-level output voltage		$I_{OH} = -4 \text{ mA}$, See Figure 1 V_{CC}		V _{CC} – 0.8	4.6		V
V _{OH}			$I_{OH} = -20 \ \mu A$, See Figure 1		V _{CC} – 0.1	5		v
V		20	I _{OL} = 4 mA, See Figure 1			0.2	0.4	V
V _{OL}	Low-level output voltage	ye	I _{OL} = 20 μA, See Figure 1			0	0.1	V
V _{I(HYS)}	Input voltage hysteres	is				150		mV
I _{IH}	High-level input currer	ıt	IN at 2 V				10	
IIL	Low-level input curren	t	IN at 0.8 V		-10			μA
I _{OZ}	High-impedance output current	ISO722-Q1	$\overline{\text{EN}}$, IN at V _{CC}				1	μA
CI	Input capacitance to g	round	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi)$	t)		1		pF
CMTI	Common-mode transient immunity $V_{I} = V_{CC}$ or 0 V, See Figure 5		15	50		kV/μs		

(1) For 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay, low-to-high-level output		See Figure 1		17	24	ns
t _{PHL}	Propagation delay , high-to-low-level output		See Figure 1		17	24	ns
t _{sk(p)}	Pulse skew t _{PHL} – t _{PLH}		See Figure 1		0.5	2	ns
t _{sk(pp)} (1)	Part-to-part skew				0	3	ns
t _r	Output signal rise time		See Figure 1		1		ns
t _f	Output signal fall time		See Figure 1		1		ns
t _{pHZ}	Sleep-mode propagation delay, high-level-to-high-impedance output		See Figure 2	6	8	15	ns
t _{pZH}	Sleep-mode propagation delay, high-impedance-to-high-level output	100700.04		3.5	4	8	μs
t _{pLZ}	Sleep-mode propagation delay, low-level-to-high-impedance output	- ISO722-Q1		5.5	8	15	ns
t _{pZL}	Sleep-mode propagation delay, high-impedance-to-low-level output		See Figure 3	4	5	8	μs
t _{fs}	Failsafe output delay time from input power I	oss	See Figure 4		3		μs
	Deality and the setting "Way				2		
t _{jit(PP)}	Peak-to-peak eye-pattern jitter		100-Mbps unrestricted bit run length data input, See Figure 6		3	ns	

(1) t_{sk(PP)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



SLLS918A - JULY 2008 - REVISED SEPTEMBER 2011

ELECTRICAL CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONE	TEST CONDITIONS		TYP	MAX	UNIT
		Quiescent				0.5	1	
I _{CC1}	V _{CC1} supply current	25 Mbps	$V_{I} = V_{CC}$ or 0 V, No load			2	4	mA
		ISO722-Q1	$V_{I} = V_{CC}$ or 0 V, No load	EN at V _{CC}			150	μA
I _{CC2}	V _{CC2} supply current	Quiescent		EN at 0 V or ISO721-Q1		4	6.5	
		25 Mbps				5	7.5	mA
N/	High-level output voltage		I _{OH} = –4 mA, See Figure 1		V _{CC} – 0.4	3		v
V _{OH}			$I_{OH} = -20 \ \mu A$, See Figure 1	I _{OH} = –20 μA, See Figure 1		3.3		v
N/			I _{OL} = 4 mA, See Figure 1	I _{OL} = 4 mA, See Figure 1		0.2	0.4	v
V _{OL}	Low-level output voltage		I _{OL} = 20 μA, See Figure 1			0	0.1	v
V _{I(HYS)}	Input voltage hysteresis					150		mV
IIH	High-level input current		IN at 2 V				10	μA
IIL	Low-level input current		IN at 0.8 V		-10			μA
I _{OZ}	High-impedance output current	ISO722-Q1	$\overline{\text{EN}}$, IN at V _{CC}				1	μA
CI	Input capacitance to grou	ind	IN at V_{CC} , $V_I = 0.4 \sin (4E6)$	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient	immunity	$V_{I} = V_{CC}$ or 0 V, See Figure 5		15	40		kV/µs

(1) For 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay, low-to-high-level out	put	See Figure 1		19	30	ns
t _{PHL}	Propagation delay , high-to-low-level ou	tput	See Figure 1		19	30	ns
t _{sk(p)}	Pulse skew t _{PHL} – t _{PLH}		See Figure 1		0.5	3	ns
t _{sk(pp)} (1)	Part-to-part skew				0	5	ns
t _r	Output signal rise time		See Figure 1		2		ns
t _f	Output signal fall time		See Figure 1		2		ns
t _{pHZ}	Sleep-mode propagation delay, high-level-to-high-impedance output			7	13	25	ns
t _{pZH}	Sleep-mode propagation delay, high-impedance-to-high-level output	100700.04	See Figure 2	5	6	8	μs
t _{pLZ}	Sleep-mode propagation delay, low-level-to-high-impedance output	— ISO722-Q1		7	13	25	ns
t _{pZL}	Sleep-mode propagation delay, high-impedance-to-low-level output		See Figure 3	5	6	8	μs
t _{fs}	Failsafe output delay time from input po	wer loss	See Figure 4		3		μs
	Deals to most our methods "them				2		
t _{jit(PP)}	Peak-to-peak eye-pattern jitter		100-Mbps unrestricted bit run length data input, See Figure 6		3		ns

(1) t_{sk(PP)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

SLLS918A-JULY 2008-REVISED SEPTEMBER 2011

TEXAS INSTRUMENTS

www.ti.com

ELECTRICAL CHARACTERISTICS: V_{CC1} at 3.3-V, V_{CC2} at 5-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CO	TEST CONDITIONS		TYP	MAX	UNIT
		Quiescent				0.3	0.5	
I _{CC1}	V _{CC1} supply current	25 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ No load}$			1	2	mA
		ISO722-Q1 Sleep Mode		$\overline{\text{EN}}$ at V _{CC}			200	μA
I _{CC2}	V_{CC2} supply current	$\frac{V_{1} = V_{CC} \text{ or } 0 \text{ V, No load}}{\text{Quiescent}}$			8	12	mA	
		25 Mbps	$V_{I} = V_{CC}$ or 0 V, No load			10	14	1
V	High lovel output voltage		I _{OH} = -4 mA, See Figure 1		V _{CC} - 0.8	4.6		v
V _{OH}	High-level output voltage	High-level output voltage		$I_{OH} = -20 \ \mu A$, See Figure 1		5		V
V			I _{OL} = 4 mA, See Figure 1			0.2	0.4	v
V _{OL}	Low-level output voltage		I _{OL} = 20 μA, See Figure 1			0	0.1	V
V _{I(HYS)}	Input voltage hysteresis					150		mV
I _{IH}	High-level input current		IN at 2 V				10	μA
IIL	Low-level input current		IN at 0.8 V		-10			μA
I _{oz}	High-impedance output current	ISO722-Q1	$\overline{\text{EN}}$, IN at V _{CC}				1	μA
CI	Input capacitance to group	nd	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$			1		pF
CMTI	Common-mode transient	immunity	$V_{I} = V_{CC}$ or 0 V, See Figure 5			40		kV/µs

(1) For 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} at 3.3-V, V_{CC2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay, low-to-high-level ou	tput	See Figure 1		17	30	ns
t _{PHL}	Propagation delay , high-to-low-level ou	ıtput	See Figure 1		17	30	ns
t _{sk(p)}	Pulse skew t _{PHL} – t _{PLH}		See Figure 1		0.5	3	ns
t _{sk(pp)} (1)	Part-to-part skew				0	5	ns
t _r	Output signal rise time	tput signal rise time			2		ns
t _f	Output signal fall time		See Figure 1		2		ns
t _{pHZ}	Sleep-mode propagation delay, high-level-to-high-impedance output	100700 04		7	9	15	ns
t _{pZH}	Sleep-mode propagation delay, high-impedance-to-high-level output		See Figure 2	4.5	5	8	μs
t _{pLZ}	Sleep-mode propagation delay, low-level-to-high-impedance output	- ISO722-Q1	Can Firme 2	7	9	15	ns
t _{pZL}	Sleep-mode propagation delay, high-impedance-to-low-level output		See Figure 3	4.5	5	8	μs
t _{fs}	Failsafe output delay time from input po	ower loss	See Figure 4		3		μs
					2		
t _{jit(PP)}	Peak-to-peak eye-pattern jitter		100-Mbps unrestricted bit run length data input, See Figure 6		3		ns

 t_{sk(PP)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

Copyright © 2008–2011, Texas Instruments Incorporated



SLLS918A-JULY 2008-REVISED SEPTEMBER 2011

www.ti.com

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CO	TEST CONDITIONS		TYP	MAX	UNIT
		Quiescent				0.3	0.5	
I _{CC1}	V _{CC1} supply current	25 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ No load}$			1	2	mA
		ISO722-Q1 Sleep Mode		$\overline{\text{EN}}$ at V _{CC}			150	μA
I _{CC2} V _{CC2} supply	V _{CC2} supply current		$V_{I} = V_{CC}$ or 0 V, No load	EN at 0 V or ISO721-Q1		4	6.5	mA
		25 Mbps	$V_{I} = V_{CC}$ or 0 V, No load			5	7.5	
N/	l Bala la cal acchacche calta a a		I _{OH} = -4 mA, See Figure 1		V _{CC} - 0.4	3		v
V _{OH}	High-level output voltage		$I_{OH} = -20 \ \mu A$, See Figure 1	$I_{OH} = -20 \ \mu A$, See Figure 1		3.3		V
N/			I _{OL} = 4 mA, See Figure 1			0.2	0.4	v
V _{OL}	Low-level output voltage		I _{OL} = 20 μA, See Figure 1			0	0.1	V
V _{I(HYS)}	Input voltage hysteresis					150		mV
I _{IH}	High-level input current		IN at 2 V				10	μA
I _{IL}	Low-level input current		IN at 0.8 V	IN at 0.8 V				μA
I _{OZ}	High-impedance output current	ISO722-Q1	ĒN, IN at V _{CC}				1	μA
CI	Input capacitance to ground	1	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$	IN at V_{CC} , $V_1 = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient in	nmunity	V _I = V _{CC} or 0 V, See Figure 5			40		kV/µs

(1) For 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH}	Propagation delay, low-to-high-level output	See Figure 1	See Figure 1 2				
t _{PHL}	Propagation delay, high-to-low-level output	ıt	See Figure 1		20	34	ns
t _{sk(p)}	Pulse skew t _{PHL} – t _{PLH}		See Figure 1		0.5	3	ns
t _{sk(pp)} (1)	Part-to-part skew				0	5	ns
t _r	Output signal rise time		See Figure 1		2		ns
t _f	Output signal fall time	See Figure 1		2		ns	
t _{pHZ}	Sleep-mode propagation delay, high-level-to-high-impedance output			7	13	25	ns
t _{pZH}	Sleep-mode propagation delay, high-impedance-to-high-level output	- ISO722-Q1	See Figure 2	5	6	8	μs
t _{pLZ}	Sleep-mode propagation delay, low-level-to-high-impedance output	130722-01	Cata Firmer 2	7	13	25	ns
t _{pZL}	Sleep-mode propagation delay, high-impedance-to-low-level output		See Figure 3	5	6	8	μs
t _{fs}	Failsafe output delay time from input powe	See Figure 4	3				
			100-Mbps NRZ data input, See Figure 6		2		
t _{jit(PP)}	Peak-to-peak eye-pattern jitter		100-Mbps unrestricted bit run length data input, See Figure 6		3		ns

t_{sk(PP)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



SLLS918A – JULY 2008 – REVISED SEPTEMBER 2011

PARAMETER MEASUREMENT INFORMATION



A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, t_f ≤ 3 ns, t_f ≤ 3 ns, Z_O = 50 Ω .

B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.





Figure 2. ISO722-Q1 Sleep-Mode High-Level Output Test Circuit and Voltage Waveforms





NOTE

- A: The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z_O = 50 Ω .
- B: C_L = 15 pF ± 20% and includes instrumentation and fixture capacitance.

8



SLLS918A – JULY 2008 – REVISED SEPTEMBER 2011

www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: V_I transition time is 100 ns

Figure 4. Failsafe Delay Time Test Circuit and Voltage Waveforms





Figure 5. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



SLLS918A-JULY 2008-REVISED SEPTEMBER 2011

www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: Bit pattern run length is 2¹⁶ – 1. Transition Time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

Figure 6. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform

TRUMENTS

SLLS918A - JULY 2008 - REVISED SEPTEMBER 2011

DEVICE INFORMATION

PACKAGE CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(101)	Minimum air gap (clearance) ⁽¹⁾	Shortest terminal-to-terminal distance through air	4.8			mm
L(102)	Minimum external tracking (creepage)	Shortest terminal to terminal distance across the package surface	4.3			mm
C _{TI}	Tracking resistance (comparative tracking index)	DIN IEC 60112/VDE 0303 Part 1	≥ 175			V
	Minimum internal gap (internal clearance)	Distance through insulation	0.008			mm
R _{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, T_A < 100°C		>10 ¹²		Ω
		Input to output, $V_{IO} = 500 \text{ V}$, $100^{\circ}\text{C} \le T_A \le T_A \text{ max}$.		>10 ¹¹		Ω
C _{IO}	Barrier capacitance, input to output	V _I = 0.4 sin (4E6πt)		1		pF
CI	Input capacitance to ground	V _I = 0.4 sin (4E6πt)		1		pF

(1) Creepage and clearance requirements are applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

IEC 60664-1 RATINGS TABLE

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	Illa
Installation aloosification	Rated mains voltage ≤150 VRMS	I-IV
Installation classification	Rated mains voltage ≤300 VRMS	1-111

DEVICE I/O SCHEMATIC



Figure 7. Equivalent Input and Output Schematic Diagrams

SLLS918A – JULY 2008 – REVISED SEPTEMBER 2011



IEC SAFETY LIMITING VALUES

Safety limiting is designed to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply, and without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
	Sofety input output, or outputy ourrent	$\theta_{JA} = 263^{\circ}C/W, V_I = 5.5 V, T_J = 170^{\circ}C, T_A = 25^{\circ}C$		100	m (
IS	Safety input, output, or supply current	$\theta_{JA} = 263^{\circ}C/W, V_I = 3.6 V, T_J = 170^{\circ}C, T_A = 25^{\circ}C$		153	mA
Τ _S	Maximum case temperature			150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

 Table 2. THERMAL CHARACTERISTICS

 (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
θ_{JA}	Junction-to-air thermal resistance	Low-K ⁽¹⁾		263		°C/W
		High-K ⁽¹⁾		125		C/VV
θ_{JB}	Junction-to-board thermal resistance			44		°C/W
θ_{JC}	Junction-to-case thermal resistance			75		°C/W
P _D	Device power dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, \text{ T}_{J} = 150^{\circ}\text{C}, \text{ C}_{L} = 15 \text{ pF},$ Input a 100-Mbps 50% duty cycle square wave			159	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definition of EIA/JESD51-3 for leaded surface-mount packages.



Figure 8. θ_{JC} Thermal Derating Curve Per IEC 60747-5-2

www.ti.c	om

V _{CC1}	V _{CC2}	INPUT (IN)	OUTPUT (OUT)
		Н	Н
PU	PU	L	L
		Open	Н
PD	PU	Х	Н

Table 3. FUNCTION TABLE⁽¹⁾

(1) PU = powered up (V_{CC} \ge 3 V), PD = powered down (V_{CC} \le 2.5 V), X = irrelevant, H = high level, L = low level

SLLS918A – JULY 2008 – REVISED SEPTEMBER 2011

TYPICAL CHARACTERISTICS **RMS SUPPLY CURRENT vs RMS SUPPLY CURRENT vs** SIGNALING RATE SIGNALING RATE 10 15 V_{CC1} = 3.3 V, V_{CC1} = 5 V, 14 q V_{CC2} = 5 V, V_{CC2} = 3.3 V, 13 T_A = 25°C, T_A = 25°C, 8 I_{CC} – Supply Current – (mA_{RMS}) I_{CC} - Supply Current - (mA_{RMS}) 12 lcca C_L = 15 pF C_L = 15 pF 11 7 10 6 g I_{CC2} 8 5 7 I_{CC1} 6 4 5 3 4 I_{CC1} 2 3 2 1 0 0 0 25 50 75 100 0 25 50 75 100 Signaling Rate (Mbps) Signaling Rate (Mbps) Figure 10. Figure 9. **PROPAGATION DELAY vs PROPAGATION DELAY vs** FREE-AIR TEMPERATURE FREE-AIR TEMPERATURE 30 20 18 t_{PLH} t_{PLH} 25 16 t_{PHL} t_{PHL} 14 - ns Propagation Delay – ns 20 12 **Propagation Delay** 15 10 8 10 6 V_{CC1} = 3.3 V, V_{CC1} = 5 V, $V_{CC2} = 3.3 V,$ $C_{L} = 15 pF,$ $V_{CC2} = 5 V,$ $C_{L} = 15 pF,$ Air Flow at 7 cf/m 2 Air Flow at 7 cf/m 0 0 -40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125 T_A – Free-Air Temperature – °C T_A – Free-Air Temperature – °C Figure 11. Figure 12. V_{CC1} FAILSAFE THRESHOLD VOLTAGE vs **INPUT THRESHOLD VOLTAGE vs** FREE-AIR TEMPERATURE FREE-AIR TEMPERATURE 2.92 1.4 5-V (V_{IT+}) 1.35 2.9 V_{IT} – Input Voltage Threshold – V 1.3 V_{CC1} Failsafe Voltage – V 3.3-V (V_{IT+}) 2.88 Vfs 1.25 V_{CC} = 5 V or 3.3 V, C_L = 15 pF, 2.86 C_L 1.2 Air Flow at 7 cf/m Air Flow at 7 cf/m 2.84 1.15 5-V (V_{IT-}) 2.82 1.1 V_{fs} 2.8 1.05 3.3-V (V_{IT-}) 2.78 -25 -10 50 65 95 110 125 -25 -10 20 35 110 125 5 20 35 80 5 50 65 80 95 -40 -40 T_A – Free-Air Temperature – °C T_A – Free-Air Temperature – °C Figure 13. Figure 14.

Copyright © 2008–2011, Texas Instruments Incorporated



SLLS918A - JULY 2008 - REVISED SEPTEMBER 2011



SLLS918A - JULY 2008 - REVISED SEPTEMBER 2011

TEXAS INSTRUMENTS

www.ti.com

APPLICATION INFORMATION

MANUFACTURER CROSS-REFERENCE DATA

The ISO72x-Q1 isolator has the same functional pinout as most other vendors, and it is often a pin-for-pin drop-in replacement. The notable differences in the product are propagation delay, signaling rate, power consumption, and transient protection rating. Table 4 is used as a guide for replacing other isolators with the ISO72x-Q1 single-channel isolators.





ISOLATOR		PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7		PIN 8
ISOLATOR			FIN 3	FIN 4	FIN 3	FINO	ISO721	ISO722	FINO	
ISO721 ^{(1) (2)}	V _{CC1}	IN	V _{CC1}	GND1	GND2	OUT	GND2	EN	V _{CC2}	
ADuM1100 ⁽¹⁾ (2)	V _{DD1}	VI	V _{DD1}	GND1	GND2	Vo	G	ND2	V _{DD2}	
HCPL-xxxx	V _{DD1}	VI	Leave Open ⁽³⁾	GND1	GND2	Vo	NC ⁽⁴⁾		V _{DD2}	
IL710	V_{DD1}	VI	NC ⁽⁵⁾	GND1	GND2	Vo	١	/ OE	V _{DD2}	

Table 4. Competitive Cross Reference

(1) The ISO721 pin 1 and pin 3 are internally connected together. Either or both may be used as V_{CC1} .

(2) The ISO721 pin 5 and pin 7 are internally connected together. Either or both may be used as GND2.

(3) Pin 3 of the HCPL devices must be left open. This is not a problem when substituting an ISO721, because the extra V_{CC1} on pin 3 may be left open circuit as well.

(4) An HCPL device pin 7 must be left floating (open) or grounded when an ISO722 device is to be used as a drop-in replacement. If pin 7 of the ISO722 device is placed in a high logic state, the output of the device is disabled.

(5) Pin 3 of the IL710 must not be tied to ground on the circuit board, because this shorts the ISO721 V_{CC1} to ground. The IL710 pin 3 may only be tied to V_{CC} or left open to drop in an ISO721.



Figure 18. Basic Application Circuit

ISOLATION GLOSSARY

Creepage Distance — The shortest path between two conductive input to output leads measured along the surface of the insulation. The shortest distance path is found around the end of the package body.



Clearance — The shortest distance between two conductive input to output leads measured through air (line of sight).



Input-to-Output Barrier Capacitance — The total capacitance between all input terminals connected together, and all output terminals connected together.

Input-to-Output Barrier Resistance — The total resistance between all input terminals connected together, and all output terminals connected together.

Primary Circuit — An internal circuit directly connected to an external supply mains or other equivalent source which supplies the primary circuit electric power.

Secondary Circuit — A circuit with no direct connection to primary power, and derives its power from a separate isolated source.

Comparative Tracking Index (CTI) — CTI is an index used for electrical insulating materials and is defined as the numerical value of the voltage that causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface -- the higher CTI value of the insulating material, the smaller the minimum creepage distance.

Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is generated. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. This process is known as *tracking*.

IS0721-Q1, IS0722-Q1

SLLS918A – JULY 2008 – REVISED SEPTEMBER 2011



Insulation

Operational insulation — Insulation needed for the correct operation of the equipment

Basic insulation — Insulation to provide basic protection against electric shock

Supplementary insulation — Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation

Double insulation — Insulation comprising both basic and supplementary insulation

Reinforced insulation — A single insulation system that provides a degree of protection against electric shock equivalent to double insulation

Pollution Degree

Pollution Degree 1 — No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence.

Pollution Degree 2 — Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation must be expected.

Pollution Degree 3 — Conductive pollution occurs or dry nonconductive pollution occurs that becomes conductive due to condensation, which is to be expected.

Pollution Degree 4 – Continuous conductivity occurs due to conductive dust, rain, or other wet conditions.

Installation Category

Overvoltage Category — This section addresses insulation coordination by identifying the transient overvoltages that may occur and by assigning four different levels as indicated in IEC 60664.

- I: Signal Level Special equipment or parts of equipment
- II: Local Level Portable equipment, etc.
- III: Distribution Level Fixed installation
- IV: Primary Supply Level Overhead lines, cable systems

Each category should be subject to smaller transients than the category above.

Copyright © 2008–2011, Texas Instruments Incorporated

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	I dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	ISO721QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
	ISO722QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO721QDRQ1	SOIC	D	8	2500	367.0	367.0	35.0
ISO722QDRQ1	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated