

## **KA3032**

### **5-CH MOTOR DRIVER**

The KA3032 is a monolithic integrated circuit suitable for a 5-ch motor driver which drives the tracking actuator, focus actuator, sled motor, spindle motor and tray motor of the CDP system.

### **FEATURES**

- 4-CH balanced transformerless (BTL) driver
- 1-CH (forward-reverse) control DC motor driver
- Operating supply voltage (4.5 V ~ 16 V)
- Built-in thermal shut down circuit (TSD)
- Built-in under voltage lockout circuit (UVLO)
- Built-in over voltage protection circuit (OVP)
- Built-in mute circuit (CH1-CH2, CH3 and CH4)
- Built-in normal OP-AMP
- Built-in 5 V regulator with RESET


### **ORDERING INFORMATION**

<b>Device</b>	<b>Package</b>	<b>Operating Temperature</b>
KA3032	48-QFP-1010E	-20°C ~ +75°C


### **Target Application**

- CD-Player
- MD-Player

BLOCK DIAGRAM



**PIN CONFIGURATION**



**PIN DESCRIPTION**

NO.	SYMBOL	I/O	DESCRIPTION
1	OUT1	O	CH1 OP-AMP OUTPUT
2	IN2.1	I	CH2 OP-AMP INPUT(+)
3	IN2.2	I	CH2 OP-AMP INPUT(-)
4	OUT2	O	CH2 OP-AMP OUTPUT
5	IN3.1	I	CH3 OP-AMP INPUT(+)
6	GND	-	GROUND
7	GND	-	GROUND
8	IN3.2	I	CH3 OP-AMP INPUT(-)
9	OUT3	O	CH3 OP-AMP OUTPUT
10	IN4.1	I	CH4 OP-AMP INPUT(+)
11	IN4.2	I	CH4 OP-AMP INPUT(-)
12	OUT4	O	CH4 OP-AMP OUTPUT
13	CTL	I	CH5 MOTOR SPEED CONTROL
14	FWD1	I	CH5 FORWARD INPUT
15	REW1	I	CH5 REVERSE INPUT
16	SGND	-	SIGNAL GROUND
17	OPOUT	O	OPAMP OUTPUT
18	GND	-	GROUND
19	GND	-	GROUND
20	OPIN(+)	I	OPAMP INPUT(+)
21	IPIN(-)	I	OPAMP INPUT(-)
22	MUTE4	I	CH4 MUTE
23	MUTE3	I	CH3 MUTE
24	MUTE1,2	I	CH1, CH2 MUTE

**PIN DESCRIPTION (Continued)**

NO.	SYMBOL	I/O	DESCRIPTION
25	PVCC1	-	POWER SUPPLY VOLTAGE (FOR CH5)
26	DO5.2	O	CH5 DRIVE OUTPUT
27	DO5.1	O	CH5 DRIVE OUTPUT
28	DO4.2	O	CH4 DRIVE OUTPUT
29	DO4.1	O	CH4 DRIVE OUTPUT
30	GND	-	GROUND
31	GND	-	GROUND
32	DO3.2	O	CH3 DRIVE OUTPUT
33	DO3.1	O	CH3 DRIVE OUTPUT
34	PGND	-	POWER GROUND
35	DO2.2	O	CH2 DRIVE OUTPUT
36	DO2.1	O	CH2 DRIVE OUTPUT
37	DO1.2	O	CH1 DRIVE OUTPUT
38	DO1.1	O	CH1 DRIVE OUTPUT
39	PVCC2	-	POWER SUPPLY VOLTAGE (FOR CH1,CH2,CH3,CH4)
40	GEG50	O	REGULATOR OUTPUT
41	REG050	O	REGULATOR 5V OUTPUT
42	GND	-	GROUND
43	GND	-	GROUND
44	RES50	I	REGULATOR RESET
45	SVCC	-	SIGNAL SUPPLY VOLTAGE
46	REF	I	BIAS VOLTAGE INPUT
47	IN1.1	I	CH1 OPAMP INPUT(+)
48	IN1.2	I	CH1 OPAMP INPUT(-)

**APPLICATION INFORMATION****1. REFERENCE INPUT & MUTE**

Pin 46 (REF) uses the reference input pin or the All Mute input pin a reference input block circuit.

**1.1 Reference Input**

In the case of external reference input, the applied voltage range must be between 2[V] and 6.5[V] at Vcc=8[V].

**1.2 All Mute Input**

Using the All Mute function pin, the applied voltage condition is as follows.

All Mute ON Voltage	below 0.5[V]	mute function operation
All Mute OFF Voltage	above 2.0[V]	Normal operation

**2. SEPARATED CHANNEL MUTE FUNCTION**

These pins are used for the individual channel mute operation.

- 1) When the mute pins (pin 22, 23 and 24) are High level, the mute circuits are activated so that the output circuit is muted.
- 2) When the voltage of the mute pins (pin 22, 23 and 24) are Low level, the mute circuit is stopped and output circuits operate normally.
- 3) If the chip temperature rises above 175°C, then the thermal shut down (TSD) circuit is activated and the output circuits are muted.

mute1, 2 (pin 24) - CH1, 2 mute control input pin  
 mute3 (pin 23) - CH3 mute control input pin  
 mute4 (pin 22) - CH4 mute control input pin

**3. PROTECTION FUNCTION****3.1 Thermal Shutdown (TSD)**

If the chip temperature rises above 175°C, the thermal shutdown (TSD) circuit is activated and the output circuit is muted. The TSD circuit is temperature hysteresis about 25 °C.

**3.2 Under Voltage Lockout (UVLO) and Over Voltage Protection (OVP)**

It is designed to mute operate internal bias by the function of UVLO and OVP when the power supply voltage falls below 3.5[V] or above 20[V].

**4. Regulator & Reset Function**

The regulator and reset circuits are as illustrated in Fig1.  
 where R1=R2.

- 1) The external circuit is composed of the transistor, KSB772 and a capacitor, about 33[uF]. The capacitor is used as a ripple eliminator and should have good temperature characteristics.
- 2) The regulator output voltage (pin 41) is decided as follows.

$$V_{out} = 2 * 2.5 = 5[V] \text{ (where } R1=R2\text{)}$$

- 3) when the voltage of pin 44 (Vreset) is at 5[V], regulator output voltage(pin 41) is 5[V], and if 0[V], the output voltage of pin 41 is 0[V].





Fig. 1. Regulator Circuit


## 5. FOCUS, TRACKING ACTUATOR, SPINDLE, SLED MOTOR DRIVE PART



- 1) The voltage,  $V_{ref}$  is the reference voltage given by the external bias voltage of pin 46.
- 2) The input signal ( $V_{in}$ ) through pin 2, 5, 10 and 47 are by the AP1 amplified one times ( $R_{ref1}=R_{feed1}$ ) and then fed to the level shift.
- 3) The level shift produces the current due to the difference between the input signal and the arbitrary reference signal . The current produced as  $+ \Delta I$  and  $- \Delta I$  are fed into the output amplifier. where output amplifier (AP2, 3) gain is two times (all  $R_{ref2}=R_{feed2}$ ).
- 4) If you desire to change the gain, the input buffer amplifier (BF) can be used.
- 5) The Output stage is the balanced transformerless (BTL) driver.
- 6) The bias voltage  $V_{rr}$  is expressed as below;

$$V_{rr} = \frac{V_{cc} - V_{be}}{2} [V]$$

## 6. TRAY MOTOR DRIVE PART



## 6.1 Rotational Direction Control

The forward and reverse rotational direction is controlled by FWD (pin 14), and REV (pin 15) inputs. Conditions are as follows.

INPUT		OUTPUT		
FWD	REV	OUT1	OUT2	State
H	H	H	H	Stop
H	L	H	L	Forward
L	H	L	H	Reverse
L	L	L	L	Stop

where out1 pin is pin 26, and out2 pin is pin 27.

## 6.2 Motor Speed Control

- 1)The almost maximum torque is obtained when it is used with the pins 13(CTL) OPEN.
- 2) If the torque of the motor is too low, then the applied voltage at pins 13(CTL) is 0[V].
- 3) When motor speed controlled, the applied voltage of the pins 13(CTL) is between 0 and 4 V.  
Also, if speed control is constant , the applied voltage of the pins 13(CTL) is between 4 and 5 V.
- 4) This IC's applied maximum voltage is 6 V when  $V_{cc}$  is 8 V.
- 5) You must not use the applied CTL voltage above 5.8 V when  $V_{cc}$  is 8 V, and 3 V when  $V_{cc}$  is 5 V.

**ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)**

Chacteristics	Symbol	Value	Unit
Maximum Supply Voltage	Vcc	18	V
Power Dissipation	Pd	1.7	W
Operating Temperature	Topr	-20 ~ +75	°C
Storage Temperature	Tstg	-55 ~ +150	°C

**RECOMMENDED OPERATING CONDITIONS (Ta = 25°C)**

Chacteristics	Symbol	Value			Unit
		MIN	TYP	MAX	
Operating Supply Voltage	Vcc	4.5	-	16	V



**ELECTRICAL CHARACTERISTICS** (S<sub>VCC</sub>=P<sub>VCC2</sub>=8 V, T<sub>A</sub>=25°C, unless otherwise specified)

Characteristics	Symbol	Value			Test Condition	Unit
		Min	Typ	Max		
Quiescent Circuit Current	I <sub>CC</sub>	9	12	16	under no-load	mA
MUTE ON Current	I <sub>MUTE</sub>	-	6	10	pin 46=GND	mA
MUTE ON Voltage	V <sub>MON</sub>	-	-	0.5		V
MUTE OFF Voltage	V <sub>MOFF</sub>	2	-	-		V
* DRIVER PART(RL=8 ohm)						
Input Offset Voltage	V <sub>IO</sub>	-20	-	+20		mV
Output Offset Voltage	V <sub>OO</sub>	-50	-	+50	V <sub>IN</sub> =2.5 V	mV
Maximum Output Voltage 1	V <sub>OM1</sub>	4	5.5	-	V <sub>CC</sub> =8V, RL=8ohm	V
Maximum Output Voltage 2	V <sub>OM2</sub>	7	9	-	V <sub>CC</sub> =13V, RL=24 ohm	V
Closed-loop Voltage Gain	A <sub>VF</sub>	9	10.5	12	V <sub>IN</sub> =0.1 Vrms	dB
Ripple Rejection Ratio	R <sub>R</sub>	-	50	-	V <sub>IN</sub> =0.1 Vrms, f=120 kHz	dB
Slew Rate	S <sub>R</sub>	-	0.8	-	Square, V <sub>OUT</sub> =2Vp-p, f=120 kHz	V/us
* NORMAL OPAMP PART						
Input Offset Voltage	V <sub>OIF1</sub>	-10	-	+10		mV
Input Bias Current	I <sub>B1</sub>	-	-	300		nA
High Level Output Voltage	V <sub>OHL1</sub>	6	6.8	-		V
Low Level Output Voltage	V <sub>OL1</sub>	-	1.0	1.8		V
Output Sink Current	I <sub>SINK1</sub>	10	40	-	RL=50 ohm	mA
Output Source Current	I <sub>SOURCE1</sub>	10	40	-	RL=50 ohm	mA
Open loop Voltage Gain	G <sub>VO1</sub>	-	75	-	V <sub>IN</sub> =-75 dB, f=1kHz	dB
Ripple Rejection Ratio	R <sub>R1</sub>	-	65	-	V <sub>IN</sub> =-20 dB, f=120kHz	dB
Slew Rate	S <sub>R1</sub>	-	1	-	Square, V <sub>OUT</sub> =2Vp-p, f=120kHz	V/us
Common Mode Rejection Ratio	CMRR1	-	80	-	V <sub>IN</sub> =-20 dB, f=1kHz	dB


**ELECTRICAL CHARACTERISTICS (S<sub>VCC</sub>= P<sub>VCC2</sub> =1=P<sub>VCC2</sub>=8 V, Ta=25°C, unless otherwise specified )**

Characteristics	Symbol	Value			Test Condition	Unit
		Min	Typ	Max		
<b>* INPUT OPAMP PART</b>						
Input Offset Voltage	V <sub>of2</sub>	-10	-	+10		mV
Input Bias Current	I <sub>b2</sub>	-	-	300		nA
High Level Output Voltage	V <sub>oh2</sub>	7	7.7	-		V
Low Level Output Voltage	V <sub>ol2</sub>	-	0.2	0.5		V
Output Sink Current	I <sub>sink2</sub>	500	800	-		uA
Output Source Current	I <sub>sou2</sub>	500	800	-		uA
Open loop Voltage Gain	G <sub>Vo2</sub>	-	80	-	V <sub>in</sub> =-75 dB, f=1 kHz	dB
Slew Rate	S <sub>R2</sub>	-	1	-	Square, V <sub>out</sub> =2Vp-p, f=120 kHz	V/us
Common Mode Rejection Ratio	C <sub>MRR2</sub>	-	80	-	V <sub>in</sub> =-20 dB, f=1 kHz	dB
<b>* 5 V REGULATOR PART</b>						
Regulator Output Voltage	V <sub>reg</sub>	4.75	5	5.25	I <sub>L</sub> =100 mA	V
Load Regulation	Δ V <sub>r I</sub>	-40	0	+10	I <sub>L</sub> =0 → 200 mA	mV
Line Regulation	Δ V <sub>cc</sub>	-20	0	+30	I <sub>L</sub> =200 mA, V <sub>cc</sub> =6 V → 9 V	mV
Reset ON Voltage	Reson	-	-	0.5		V
Reset OFF Voltage	Resoff	2	-	-		V
<b>* TRAY DRIVE PART (RL=45 ohm)</b>						
Input High Level Voltage	V <sub>ih</sub>	2	-	-		V
Input Low Level Voltage	V <sub>ih</sub>	-	-	0.5		V
Output Voltage 1	V <sub>o1</sub>	5.2	6.0	6.8	V <sub>cc</sub> =8 V, V <sub>ct I</sub> =3.5 V	V
Output Voltage2	V <sub>o2</sub>	7.5	8.5	9.5	V <sub>cc</sub> =13 V, V <sub>ct I</sub> =4.5 V	V
Output Load Regulation	Δ V <sub>r I</sub>	-	300	700		mV
Output Offset Voltage 1	V <sub>oo1</sub>	-10	-	+10	V <sub>in</sub> =5 V, 5 V	mV
Output Offset Voltage 2	V <sub>oo2</sub>	-10	-	+10	V <sub>in</sub> =0 V, 0 V	mV

TEST CIRCUIT



## APPLICATION CIRCUIT



## PACKAGE DIMENSIONS

**48-QFP-1010E**