


INTRODUCTION

The KA8309B is BiCMOS integrated circuit designed for the servo control of the compact disc player application.

FEATURES

- Servo control functions;
(focus, tracking, sled servo control)
- Loop filter and VCO for EFM clock reproduction PLL
- Provide function
Preventing sled runaway
Anti-shock
Spindle servo
Auto-sequencer
- Provide adjustable peak of focus search,
track jump and sled kick with external resistor
- Low power consumption
(100mW typ; $\pm 5V$, 80mW ; 5v)
- Single power supply, 5V
- Split power supply, $\pm 5V$

48 - QFP - 1010D



ORDERING INFORMATION

Device	Package	Operating Temperature
KA8309B	48-QFP-1010D	-20°C~+75°C

BLOCK DIAGRAM




Fig. 1

PIN DESCRIPTION

Pin No	Symbol	Description
1	CV	Center voltage.
2	HFCD	Reduce high frequency gain with capacitor connected between pin 2 and pin 3.
3	FS	High frequency gain of focus servo can be changed by switching FS3 on or off.
4	LFR	Rising low frequency bandwidth of focus loop.
5	FSEO	Focus servo error output.
6	FSEI	Inverting input pin for focus amplifier.
7	FSCH	Time constant external pin to generate focus search waveform.
8	RTG	Time constant external pin to switch the tracking gain of high frequency.
9	TG	Provide time constant to change the high frequency tracking gain.
10	AV _{CC}	Analog positive power supply.
11	TKEO	Tracking error output.
12	TKEI	Inverting input pin for tracking amplifier.
13	SLEN	Non-inverting input pin for tracking amplifier.
14	SLEO	Sled output.
15	SLEI	Inverting input pin for sled amplifier.
16	STOP	Pin for detecting a signal for the on/off limit switch of the innermost part of the disc.
17	FSET	Setting the peak frequency of the focus, tracking phase compensation and of the CLV LPF.
18	SENS	Output pin for FZC, AS, TZC, STOP and BUSY by command from CPU.
19	AV _{EE}	Analog negative power supply.
20	CNO	Track number count output.
21	DRCT	Control pin for one track jump.
22	REST	Reset input pin, reset at "L".
23	SDATA	Serial data input.
24	SLOAD	Latch input.
25	SCLK	Serial data transfer clock.
26	DGND	Digital ground.
27	BPF	Provide time constant for the loop filter.

PIN DESCRIPTION (Continued)

Pin No	Symbol	Description
28	DPI	Input pin for detected phase.
29	ISET	Current is input, determining the peaks of focus search, track jump, and sled kick.
30	FVC	External resistor to adjust free running frequency of VCO.
31	3.5V	Regulated output voltage.
32	864M	Output pin of 8.64MHZ VCO.
33	LOCK	Pin for the operation of the sled runaway prevention circuit at "L".
34	MDP	Pin for connecting the DSP.
35	MON	Pin for connecting the DSP.
36	FSW	Providing an external LPF time constant of the CLV servo.
37	DV _{CC}	Digital positive power supply.
38	SPDLI	Inverting input for spindle servo amplifier.
39	SPDLO	Spindle servo error output.
40	WDCK	Clock input for auto-sequence.
41	FOK	Focus OK signal input pin.
42	MRR	Mirror signal input pin.
43	DV _{EE}	Digital negative power supply.
44	DFT	Defect signal input pin.
45	TKE	Tracking error signal input pin.
46	TZC	Input pin for the zero cross tracking comparator.
47	ATS	Input pin for detect ATSC.
48	FCE	Input pin for focus error signal.

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{CC} -V _{EE}	12	V
Power Dissipation	P _D	600	mW
Operating Temperature	T _{OPR}	-20 ~ + 75	°C
Storage Temperature	T _{STG}	-55 ~ + 150	°C

ELECTRICAL CHARACTERISTICS


 (Ta = 25°C, V_{CC} = 2.5V, V_{DD} = 2.5V, V_{EE} = -2.5V, GND = 0V, unless otherwise specified)

Characteristic	No.	Symbol	Test Conditions	Min	Typ	Max	Unit	
Circuit Current 1	1	ICC ₁		2	6	10	mA	
Circuit Current 2	2	ICC ₂		7	10	20	mA	
Circuit Current 3	3	ICC ₃		-2	-7	-13	mA	
Circuit Current 4	4	ICC ₄		-6	-9	-19	mA	
Focus Servo	DC Voltage Gain	5	G _{V(DC)1}	SG ₄₈ = 10Hz, 200mV _{p.p}	18.3	21	23.6	dB
	Feed Through	6	G _{V(FF)}	SG ₄₈ = 10KHz, 40mV _{p.p} Gain difference between 08 and 00 of SD			-30	dB
	Output Voltage 1	7	V _{O(FCS)1}	V ₂ = 0.5V	1.96			V
	Output Voltage 2	8	V _{O(FCS)2}	V ₂ = 0.5V			-1.96	V
	Output Voltage 3	9	V _{O(FCS)3}	V ₂ = 0.5V	1.16			V
	Output Voltage 4	10	V _{O(FCS)4}	V ₂ = 0.5V			-1.16	V
	Search Output Voltage 1	11	V _{O(SEARCH)1}		-0.63	-0.55	-0.37	V
Search Output Voltage 2	12	V _{O(SEARCH)2}		0.39	0.55	0.65	V	
Tracking Servo	DC Voltage Gain	13	G _{V(DC)2}	SG ₄₅ = 10HZ, 500mV _{p.p}	12.9	14.6	17.8	dB
	Feed Through	14	G _{V(TF)}	SG = 10KHz, 500mV _{p.p} Gain difference between 25 and 20 of SD			-37	dB
	Output Voltage 1	15	V _{O(TCK)1}	V ₈ = -1.5V	1.96			V
	Output Voltage 2	16	V _{O(TCK)2}	V ₈ = +1.5V			-1.96	V
	Output Voltage 3	17	V _{O(TCK)3}	V ₈ = -1.5V	1.15			V
	Output Voltage 4	18	V _{O(TCK)4}	V ₈ = +1.5V			-1.16	V
	Jump Output Voltage 1	19	V _{O(JUMP)1}		-0.62	-0.55	-0.40	V
Jump Output Voltage 2	20	V _{O(JUMP)2}		0.41	0.55	0.62	V	
Sled Servo	DC Voltage Gain	21	G _{V(DC)3}	SG ₃ = 10Hz, 100mV _{p.p}	20.6	22.5	24.4	dB
	Output Voltage 1	22	V _{O(SLD)1}	V ₇ = 0.4V	1.96			V
	Output Voltage 2	23	V _{O(SLD)2}	V ₇ = -0.4V			-1.96	V
	Output Voltage 3	24	V _{O(SLD)3}	V ₇ = 0.4V	1.16			V
	Output Voltage 4	25	V _{O(SLD)4}	V ₇ = -0.4V			-1.16	V
	Feed Through	26	G _{V(SF)}	SG = 10KHz, 200mV Gain difference between 25 and 20 of SD			-32	dB
	Kick Output Voltage 1	27	V _{O(KICK)1}		0.44	0.6	0.7	V
Kick Output Voltage 2	28	V _{O(KICK)2}		-0.7	-0.6	-0.43	V	

ELECTRICAL CHARACTERISTICS (Continued)

Characteristic		No	Symbol	Test Conditions	Min	Typ	Max	Unit
Spindle Servo	Spindle Servo Gain	29	$G_{V(SPD)}$	$SG = 10\text{Hz}, 200\text{mV}_{p-p}$	14.7	16.5	18.4	dB
	Output Voltage 1	30	$V_{O(SPD)1}$	$V_6 = 1.0\text{V}$	1.76			V
	Output Voltage 2	31	$V_{O(SPD)2}$	$V_6 = -1.0\text{V}$			-1.76	V
	Output Voltage 3	32	$V_{O(SPD)3}$	$V_6 = 1.0\text{V}$	1.11			V
	Output Voltage 4	33	$V_{O(SPD)4}$	$V_6 = -1.0\text{V}$			-1.11	V
PLL	PLL Regulator Output Voltage	34	V_{REG}		3.28	3.5	3.67	V
	Self-running Frequency	35	F_{VCO}	$V_5 = 2.5\text{V}$	7.7	8.6	11.3	MHz
	Frequency Deviation 1	36	$\Delta F1$	Frequency deviation from F_{VCO} , $V_5 = 148\text{mV}$	8.0	11	14	%
	Frequency Deviation 2	37	$\Delta F2$	$V_5 = -148\text{mV}$	-14	-11	-8.5	%
	Sens Low Level	38	V_{SENSE}				-1.96	V
Output Low Level	39	V_{OL}	$SG_{46} = 10\text{KHz}, 2\text{V}_{p-p}$			-1.96	V	
FZC Threshold Voltage	40	$V_{TH(FZC)}$	$V_2 = \text{Valriable}, V_{P18} = 1.1\text{V}$	35	50	105	mV	
ATSC Threshold Voltage	41	$V_{TH(ATSC)1}$	$V_4 = \text{Valriable}, V_{P18} = 1.1\text{V}$	-47	-26	-5	mV	
ATSC Threshold Voltage	42	$V_{TH(ATSC)2}$	$V_4 = \text{Valriable}, V_{P18} = 1.1\text{V}$	5	26	47	mV	
TZC Threshold Voltage	43	$V_{TH(TZC)}$	$V_3 = \text{Valriable}, V_{P18} = 1.1\text{V}$	-22	0	22	mV	
SSTOP Threshold Voltage	44	$V_{TH(SSTOP)}$	$V_1 = \text{Valriable}, V_{P18} = 1.1\text{V}$	-70	-50	-30	mV	

TEST CIRCUIT



TEST METHODE (SWITCH CONDITIONS)

No	Symbol	SWITCH Conditions																							I SD	Input Point	Test Point
		S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12	S13	S14	S15	S16	S17	S18	S19	S20	S21	S22	S23			
1	Icc1	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	3	1	1	2	1	OFF	1	00		10	
2	Icc2	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1	00		37	
3	Icc3	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1	00		19	
4	Icc4	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1	00		20	
5	Gv(DC)	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	3	1	1	1	1	2	1	OFF	1	08	48	5	
6	Gv(FF)	ON	ON	1	OFF	OFF	1	1	1	1	1	1	1	1	3	1	1	1	1	2	1	OFF	1		48	5	
7	Vo(FC3)1	OFF	OFF	1	OFF	OFF	1	1	1	1	2	1	1	1	2	1	1	1	1	2	1	OFF	1	08	48	5	
8	Vo(FC3)2	OFF	OFF	1	OFF	OFF	1	1	1	1	2	1	1	1	2	1	1	1	1	2	1	OFF	1	08	48	5	
9	Vo(FC3)3	OFF	OFF	2	OFF	OFF	1	1	1	1	2	1	1	1	2	1	1	1	1	2	1	OFF	1	08	48	5	
10	Vo(FC3)4	OFF	OFF	2	OFF	OFF	1	1	1	1	2	1	1	1	2	1	1	1	1	2	1	OFF	1	08	48	5	
11	Vo(SEARCH)1	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1	03		5	
12	Vo(SEARCH)2	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1	03		5	
13	Gv(DC)1	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1	25	45	11	
14	Gv(TF)	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1	25	45	11	
15	Vo(TCK)1	OFF	OFF	1	OFF	OFF	1	1	1	1	2	1	1	1	2	1	1	1	1	2	1	OFF	1	25	45	11	
16	Vo(TCK)2	OFF	OFF	1	OFF	OFF	1	1	1	1	2	1	1	1	1	1	1	1	1	2	1	OFF	1	25	45	11	
17	Vo(TCK)3	OFF	OFF	1	OFF	OFF	1	1	1	1	2	1	1	1	1	1	1	1	1	2	1	OFF	1	25	45	11	
18	Vo(TCK)4	OFF	OFF	1	OFF	OFF	1	1	2	1	2	1	1	1	1	1	1	1	1	2	1	OFF	1	25	45	11	
19	Vo(JUMP)1	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1	20		11	
20	Vo(JUMP)2	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1	28		11	
21	Gv(DC)3	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1	20	13	14	
22	Vo(SLD)1	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	2	1	OFF	1	25	13	14
23	Vo(SLD)2	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	2	1	OFF	1	25	13	14
24	Vo(SLD)3	OFF	OFF	1	OFF	OFF	1	1	1	2	1	1	1	1	1	1	1	1	1	2	2	1	OFF	1	25	13	14
25	Vo(SLD)4	OFF	OFF	1	OFF	OFF	1	1	1	2	1	1	1	1	1	1	1	1	1	2	2	1	OFF	1	25	13	14
26	Gv(SF)	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	3	1	1	1	1	2	1	OFF	1	20	13	14	
27	Vo(KICK)1	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	3	1	1	1	1	2	1	OFF	1	22		14	
28	Vo(KICK)2	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	3	1	1	1	1	2	1	OFF	1	23		14	
29	Gv(SPD)	OFF	OFF	1	OFF	OFF	2	1	1	1	1	1	1	1	3	1	1	1	1	2	1	OFF	1		34	39	
30	Gv(SPD)1	OFF	OFF	1	OFF	OFF	2	1	1	1	1	1	1	1	3	1	1	2	1	2	1	OFF	1		34	39	
31	Gv(SPD)2	OFF	OFF	1	OFF	OFF	2	1	1	1	1	1	1	1	1	1	1	2	1	2	1	OFF	1		34	39	
32	Gv(SPD)3	OFF	OFF	1	OFF	OFF	2	2	1	1	1	1	1	1	1	1	1	2	1	2	1	OFF	1		34	39	
33	Gv(SPD)4	OFF	OFF	1	OFF	OFF	2	2	1	1	1	1	1	1	1	1	1	2	1	2	1	OFF	1		34	39	
34	VREG	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	3	1	1	1	1	2	1	OFF	1			31	
35	FVCC	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1			32	
36	ΔF1	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1			32	
37	ΔF2	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1	OFF	1			32	
38	VSENSE	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	1	1	3	1	1	2	1	OFF	1			18	
39	VOL	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	3	1	1	1	1	1	2	1	OFF	1			20	
40	VTH(FZC)	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	1	2	3	1	1	2	1	OFF	1	00	48	18		
41	VTH(ATSC)1	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	1	2	1	1	1	1	1	2	1	OFF	1	10	47	18	
42	VTH(ATSC)2	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	2	1	1	1	1	1	2	1	OFF	1	10	47	18		
43	VTH(TZC)	OFF	OFF	1	OFF	OFF	1	1	1	1	1	1	2	1	1	1	1	1	1	2	1	OFF	1	20	46	18	
44	VTH(SSTOP)	OFF	OFF	1	OFF	OFF	1	1	1	1	1	2	1	1	1	3	1	1	2	1	OFF	1	30	16	18		

APPLICATION INFORMATION
CPU Serial Interface Timing Chart




Fig. 3

$DV_{CC} - D_{GND} = 4.5 \text{ to } 5.5V$

Item	Symbol	Min	Typ	Max	Unit
Clock Frequency	f_{ck}			1	MHz
Clock Pulse Width	t_{wck}	500			ns
Hold Time	t_{su}	500			ns
Setup Time	t_h	500			ns
Delay Time	t_D	500			ns
Latch Pulse Width	t_w	1000			ns

SYSTEM CONTROL

Item	Address				Data				Sens Output					
	D7	D6	D5	D4	D3	D2	D1	D0						
Focus Control	0	0	0	0	FS4 Focus On	FS3 Gain Down	FS2 Search On	FS1 Search Up	FZC					
Tracking Control	0	0	0	1	Anti Shock	Brake On	TG2 Gain set *1	TG1	A.S					
Tracking Mode	0	0	1	0	Tracking Mode *2		Sled Mode *3		TZC					
Select	0	0	1	1	PS4 Focus Search + 2	PS3 Focus Search + 1	PS2 Sled Kick + 2	PS1 Sled Kick + 1	SSTOP					
Auto sequence *4	0	1	0	0	AS3	AS2	AS1	AS0	Busy					
<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>Blind(A,E)/Overflow(C)</td></tr> <tr><td>Brake(B)</td></tr> <tr><td>Kick(D)</td></tr> <tr><td>Track Jump(N)</td></tr> <tr><td>Track Move(M)</td></tr> </table>	Blind(A,E)/Overflow(C)	Brake(B)	Kick(D)	Track Jump(N)	Track Move(M)	0	1	0	1	0.18ms	0.09ms	0.045ms	0.022ms	Hi-Z
	Blind(A,E)/Overflow(C)													
	Brake(B)													
	Kick(D)													
	Track Jump(N)													
Track Move(M)														
0.36ms	0.18ms	0.09ms	0.045ms											
11.6ms	5.8ms	2.9ms	1.45ms											
64	32	16	8											
128	64	32	16											

Note: *1. GAIN SET

It is possible to set TG1 and TG2 independently.

When the anti-shock is 1 (00011xxx), invert both TG1 and TG2 when the internal anti-shock is H.

***2 TRACKING MODE**

	D3	D2
OFF	0	0
ON	0	1
FWD JUMP	1	0
REV JUMP	1	1

***3 SLED MODE**

	D1	D0
OFF	0	0
ON	0	1
FWD MOVE	1	0
REV MOVE	1	1

***4 AUTO SEQUENCE**

	AS3	AS2	AS1	AS0
CANCEL	0	0	0	0
FOCUS ON	0	1	1	1
1 TRACK JUMP	1	0	0	X
10 TRACK JUMP	1	0	1	X
2N TRACK JUMP	1	1	0	X
M TRACK MOVE	1	1	1	X

XX = 0 FORWARD
X = 1 REVERSE

- When CANCEL \$40 is sent, the status immediately preceding the auto sequence mode (just before \$4X is sent) is reset.
- The auto sequence mode starts with the first falling of the pin 40 input pulse (WDCK) after the \$4X transfer and the falling of latch pulse.

***5 RAM SET**

- Values \$0 to SE (not \$F) can be set.
- The above set values are ones when WDCK (88.2KHz) is input to pin 40.
- The RAM is preset when the power is switched on and the internal initial/set values are as follows:

Address	Data
0 1 0 1	0 1 0 1
0 1 1 0	0 1 1 1
0 1 1 1	1 1 1 0

• The actual count values are slightly different from the set values.

- A set value + 4 to 5 WDCK
- B, D, E set value + 3 WDCK
- C set value + 5 WDCK
- N, M set vlaue + 3 Count out

SERIAL DATA TRUTH TABLE

Serial Data	Hexa	Function
FOCUS CONTROL		FS = 4321
0 0 0 0 0 0 0 0	\$00	0 0 0 0
0 0 0 0 0 0 0 1	\$01	0 0 0 1
0 0 0 0 0 0 1 0	\$02	0 0 1 0
0 0 0 0 0 0 1 1	\$03	0 0 1 1
0 0 0 0 0 1 0 0	\$04	0 1 0 0
0 0 0 0 0 1 0 1	\$05	0 1 0 1
0 0 0 0 0 1 1 0	\$06	0 1 1 0
0 0 0 0 0 1 1 1	\$07	0 1 1 1
0 0 0 0 1 0 0 0	\$08	1 0 0 0
0 0 0 0 1 0 0 1	\$09	1 0 0 1
0 0 0 0 1 0 1 0	\$0A	1 0 1 0
0 0 0 0 1 0 1 1	\$0B	1 0 1 1
0 0 0 0 1 1 0 0	\$0C	1 1 0 0
0 0 0 0 1 1 0 1	\$0D	1 1 0 1
0 0 0 0 1 1 1 0	\$0E	1 1 1 0
0 0 0 0 1 1 1 1	\$0F	1 1 1 1
TRACKING CONTROL		AS=0 AS=1
		TG=2 1 TG=2 1
0 0 0 1 0 0 0 0	\$10	0 0 0 0
0 0 0 1 0 0 0 1	\$11	0 1 0 1
0 0 0 1 0 0 1 0	\$12	1 0 1 0
0 0 0 1 0 0 1 1	\$13	1 1 1 1
0 0 0 1 0 1 0 0	\$14	0 0 0 0
0 0 0 1 0 1 0 1	\$15	0 1 0 1
0 0 0 1 0 1 1 0	\$16	1 0 1 0
0 0 0 1 0 1 1 1	\$17	1 1 1 1
0 0 0 1 1 0 0 0	\$18	0 0 0 0
0 0 0 1 1 0 0 1	\$19	0 1 0 1
0 0 0 1 1 0 1 0	\$1A	1 0 1 0
0 0 0 1 1 0 1 1	\$1B	1 1 1 1
0 0 0 1 1 1 0 0	\$1C	0 0 0 0
0 0 0 1 1 1 0 1	\$1D	0 1 0 1
0 0 0 1 1 1 1 0	\$1E	1 0 1 0
0 0 0 1 1 1 1 1	\$1F	1 1 1 1

Serial Data	Hexa.	Function		
		DIRC = 1 TM =6 5 4 3 2 1	DIRC = 0 6 5 4 3 2 1	DIRC = 1 6 5 4 3 2 1
0 0 1 0 0 0 0 0	\$20	000000	001000	000011
0 0 1 0 0 0 0 1	\$21	000010	001010	000011
0 0 1 0 0 0 1 0	\$22	010000	011000	100001
0 0 1 0 0 0 1 1	\$23	100000	101000	100001
0 0 1 0 0 1 0 0	\$24	000001	000100	000011
0 0 1 0 0 1 0 1	\$25	000011	000110	000011
0 0 1 0 0 1 1 0	\$26	010001	010100	100001
0 0 1 0 0 1 1 1	\$27	100001	100100	100001
0 0 1 0 1 0 0 0	\$28	000100	001000	000011
0 0 1 0 1 0 0 1	\$29	000110	001010	000011
0 0 1 0 1 0 1 0	\$2A	010100	011000	100001
0 0 1 0 1 0 1 1	\$2B	100100	101000	100001
0 0 1 0 1 1 0 0	\$2C	001000	000100	000011
0 0 1 0 1 1 0 1	\$2D	001010	000110	000011
0 0 1 0 1 1 1 0	\$2E	011000	010100	100001
0 0 1 0 1 1 1 1	\$2F	101000	100100	100001

APPLICATION CIRCUIT
1. ±5V SPLIT POWER SUPPLY





Fig. 4



Dimensions in Millimeters

