	Preliminary Datasheet	PAGE	1/46
Product	KS57C5404/P5404	REV. NO.	1

1 PRODUCT OVERVIEW

The KS57C5404/P5404 single-chip CMOS microcontroller has been designed for high performance using Samsung's newest 4-bit CPU core, SAM47 (Samsung Arrangeable Microcontrollers).

With a versatile 8-bit timer/counter and a D/A converter, the KS57C5404/P5404 offers an excellent design solution for a wide variety of general-purpose applications.

Up to 17 pins of the 24-pin SOP packages can be dedicated to I/O. Four vectored interrupts provide fast response to internal and external events. In addition, the KS57C5404/P5404's advanced CMOS technology provides for very low power consumption and a wide operating voltage range.

FEATURES

Memory

 512×4 -bit RAM

 4096×8 -bit ROM

I/O Pins

17 Pins I/O

8-Bit Basic Timer

Programmable interval timer

Watch-dog timer

Interval 8-Bit Timer/Counter

Programmable interval timer

External event counter function

Timer/counter clock output to TCLO0 pin

Buzzer output

Four frequency outputs to BUZ pin

D/A Converter

8-bit D/A Converter

Interrupts

Two external interrupt vectors Two internal interrupt vectors One quasi-interrupt

Memory-Mapped I/O Structure

Data memory bank 15

Bit Sequential Carrier

Power-Down Modes Idle mode (only CPU clock stops) Stop mode (system clock stops) **Oscillation Sources** Crystal, ceramic for system clock Crystal, ceramic: 0.4 ~ 6.0 MHz CPU clock divider circuit (by 4, 8, or 64) Instruction Execution Times 0.95, 1.91, 15.3 us at 4.19 MHz 0.67, 1.33, 10.7 us at 6.0 MHz **Operating Temperature** - 40 °C to 85 °C **Operating Voltage Range** 1.8 V to 5.5 V (at 4.19MHz) 2.7 V to 5.5 V (at 6MHz) Package Type 24 SOP-375 24SDIP-300

OTP INTERFACE PROTOCOL SPEC Serial OTP Ç 並 飽 陷 植 ¶

Preliminary Datasheet		PAGE	2/46
Product	KS57C5404/P5404	REV. NO.	1

BLOCK DIAGRAM



Figure 1 - 1. KS57C5404/P5404 Block Diagram



Figure 1 - 2. KS57C5404/P5404 Pin Assignment Diagrams

* : SDAT and SCLK is available in OTP version

Preliminary Datasheet		PAGE	3/46
Product	KS57C5404/P5404	REV. NO.	1

PIN DESCRIPTIONS

Pin Name	Pin Type	Description	Share Pin
P0.0	I/O	4-bit I/O port. 1-bit or 4-bit read/write and test is possible.	INT0
P0.1		Pull-up resistors are assignable to input pins by software	INT1
P0.2		and are automatically disabled for output pins. Pins are	KS0
P0.3		individually configurable as input or output.	KS1
P1.0	I/O	4-bit I/O port. 1-bit or 4-bit read/write and test is possible.	TCL0
P1.1		Pull-up resistors are assignable to input pins by software	TCLO0
P1.2		and are automatically disabled for output pins. Pins are	CLO
P1.3		individually configurable as input or output.	BUZ
P2.0	I/O	1-bit I/O port. 1-bit or 4-bit read/write and test is possible.	
		Pull-up resistors are assignable to input pins by software	
P4.0-P4.3	I/O	and are automatically disabled for output pins. 4-bit I/O ports.	
F4.0-F4.3	1/0	1-, 4-, or 8-bit read/write and test is possible.	-
P5.0-P5.1		Pins are individually configurable as input or output.	-
P5.2		Pull-up resistors are assignable to input pins by software	SDAT
P5.3		and are automatically disabled for output pins.	SCLK
		The N-Channel open drain or push-pull output can be	
		selected by software(1-bit unit).	
INT0	I/O	External interrupts with rising/falling edge detection	P0.0
INT1	I/O	External interrupts with rising/falling edge detection	P0.1
KS0	I/O	Quasi-interrupt input with falling edge detection	P0.2
KS1			P0.3
TCL0	I/O	External clock input for timer/counter	P1.0
TCLO0	I/O	Timer/counter clock output	P1.1
CLO	I/O	CPU clock output	P1.2
BUZ	I/O	0.5kHz, 1 kHz, 2 kHz, or 4 kHz frequency output at 4.19 MHz for buzzer sound	P1.3
DAO	0	8 Bit D/A Converter output	-
SDAT *	I/O	Serial data Read/Write	P5.2
SCLK *	I/O	Serial clock input	P5.3
V _{DD}	-	Main power supply	-
V _{SS}	-	Ground	-
RESET	I	Reset signal	-
TEST	I	Test signal input (must be connected to V_{SS})	-
X _{in} , X _{out}	-	Crystal, ceramic oscillator signal for system clock	-

Table 1 - 1. KS57C5404/P5404 Pin Descriptions

*: SDAT and SCLK is available in OTP version

Preliminary Datasheet		PAGE	4/46
Product	KS57C5404/P5404	REV. NO.	1

Pin Names	Share Pins	l/O Type	Reset Value	Circuit Type
V _{SS}	-	-	-	-
Xout, Xin	-	-	-	-
TEST	-	I	-	-
P0.0, P0.1	INT0, INT1	I/O	Input	D-4
RESET	-	I	-	В
P0.2	KS0	I/O	Input	D-4
P0.3	KS1			
P1.0	TCL0	I/O	Input	D-2
P1.1	TCLO0			
P1.2	CLO			
P1.3	BUZ			
P2.0	-	I/O	Input	D-2
DAO	-	0	Output	-
P4.0 - P4.3	-	I/O	Input	E-2
P5.0 - P5.3	-	I/O	Input	E-2
V _{DD}	-	-	-	-

Table 1-2. Overview of KS57C5404/P5404 Pin Data