

## VOLTAGE REGULATOR PLUS FILTER

PRELIMINARY DATA

- FIXED OUTPUT VOLTAGE 8.5V
- 250mA OUTPUT CURRENT
- HIGH RIPPLE REJECTION
- HIGH LOAD REGULATION
- HIGH LINE REGULATION
- SHORT CIRCUIT PROTECTION
- THERMAL SHUT DOWN WITH HYSTERESIS
- DUMP PROTECTION

A supervisor low-pass loop of the element prevents the output transistor from saturation at low input voltages.

The non linear behaviour of this control circuitry allows a fast settling of the filter.




**Power Minidip**  
(4 + 4)

**ORDER CODE: L4916**

This circuit combines both a filter and a voltage regulator in order to provide a high ripple rejection over a wider input voltage range.


### BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

$V_i$	Peak input voltage (300 ms)	40	V
$V_i$	DC input voltage	28	V
$I_o$	Output current	internally limited	
$P_{tot}$	Power dissipation	internally limited	
$T_{stg}, T_j$	Storage and junction temperature	-40 to 150	°C

## CONNECTION DIAGRAM (top view)



## THERMAL DATA


$R_{th\ j-amb}$	Thermal resistance junction-ambient	max	80	°C/W
$R_{th\ j-pins}$	Thermal resistance junction pins	max	20	°C/W

**ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25^{\circ}\text{C}$ ,  $V_I = 13.5\text{V}$ , Test circuit of fig. 1, unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_I$	Input voltage			20	V
$V_O$	Output voltage $V_I = 12 \text{ to } 18\text{V}$ $I_O = 5 \text{ to } 150\text{mA}$	8.1	8.5	8.9	V
$\Delta V_{I/O}$	Controlled input-output dropout voltage $V_I = 5 \text{ to } 10\text{V}$ $I_O = 5 \text{ to } 150\text{mA}$		1.6	2.1	V
$\Delta V_O$	Line regulation $V_I = 12 \text{ to } 18\text{V}$ $I_O = 10\text{mA}$		1	20	mV
$\Delta V_O$	Load regulation $I_O = 5 \text{ to } 250\text{mA}$ $t_{on} = 30\mu\text{s}$ $t_{off} = \geq 1\text{ms}$		50	100	mV
$\Delta V_O$	Load regulation (filter mode) $V_I = 8.5\text{V}$ $I_O = 5 \text{ to } 150\text{mA}$ $t_{on} = 30\mu\text{s}$ $t_{off} = \geq 1\text{ms}$		150	250	mV
$I_q$	Quiescent current $I_O = 5\text{mA}$		1	2	mA
$\Delta I_q$	Quiescent current change $V_I = 6 \text{ to } 18\text{V}$ $I_O = 5 \text{ to } 150\text{mA}$		0.05		mA
$\frac{\Delta V_O}{\Delta T}$	Output voltage drift $I_O = 10\text{mA}$		1.2		mV/ $^{\circ}\text{C}$
SVR	Supply voltage rejection $V_{iac} = 1V_{rms}$ $f = 100\text{Hz}$ $I_O = 150\text{mA}$  $V_{IDC} = 12 \text{ to } 18\text{V}$ $V_{IDC} = 6 \text{ to } 11\text{V}$		70 35 (*)		dB dB
$I_{SC}$	Short circuit current	250	300		mA
$T_{on}$	Switch on time $I_O = 150\text{mA}$  $V_I = 5 \text{ to } 11\text{V}$ $V_I = 11 \text{ to } 18\text{V}$		500 (*) 300		ms ms
$T_j$	Thermal shutdown junction temperature		145		$^{\circ}\text{C}$


(\*) Depending of the  $C_{FT}$  capacitor.

Fig. 1 - Test and Application Circuit



S - 7774 / 2

Fig. 2 - P.C. board and component layout of fig. 1 (1 : 1 scale)



## PRINCIPLE OF OPERATION

During normal operation (input voltage upper than  $V_{I\text{ MIN}} = V_{\text{OUT NOM}} + \Delta V_{I/O}$ ). The device works as a normal voltage regulator built around the OP1 of the block diagram.

The series pass element use a PNP-NPN connection to reduce the dropout. The reference voltage of the OP1 is derived from a REF through the OP2 and Q3, acting as an active zener diode of value  $V_{\text{REF}}$ .

In this condition the device works in the range (1) of the characteristic of the non linear drop control unit (see fig. 3).

The output voltage is fixed to its nominal value:

$$V_{\text{OUT NOM}} = V_{\text{REF}} \left(1 + \frac{R1}{R2}\right) =$$

$$V_{\text{CFT}} \left(1 + \frac{R1}{R2}\right)$$

$$\frac{R1}{R2} = \text{INTERNALLY FIXED RATIO} = 2.4$$

The ripple rejection is quite high (70 dB) and independent from  $C_{\text{FT}}$  value.

On the usual voltage regulators, when the input voltage goes below the nominal value, the regulation transistors (series element) saturate bringing the system out of regulation making it very sensible to every variation of the input voltage. On the contrary, a control loop on the L4916 consents to avoid the saturation of the series element by regulating the value of the reference voltage (pin 2). In fact, whenever the input voltage decreases below  $V_{I\text{ MIN}}$  the supervisor loop, utilizing a non linear OTA, forces the reference voltage at pin 2 to decrease by discharging  $C_{\text{FT}}$ .

So, during the static mode, when the input voltage goes below  $V_{I\text{ MIN}}$  the drop out is kept fixed to about 1.6V. In this condition the device works as a low pass filter in the range (2) of the OTA characteristic. The fipple rejection is externally adjustable acting on  $C_{\text{FT}}$  as follows:

$$\text{SVR} (j\omega) = \left| \frac{V_i (j\omega)}{V_{\text{out}} (j\omega)} \right| = \left| 1 + \frac{10^{-6}}{\frac{g_m}{j\omega C_{\text{FT}}} \left(1 + \frac{R1}{R2}\right)} \right|$$

Where:

$g_m = 2 \cdot 10^{-5} \Omega^{-1}$  = OTA'S typical transconductance value on linear region

$\frac{R1}{R2}$  = fixed ratio

$C_{\text{FT}}$  = value of capacitor in  $\mu\text{F}$

The reaction time of the supervisor loop is given by the transconductance of the OTA and by  $C_{\text{FT}}$ . When the value of the ripple voltage is so high and its negative peak is fast enough to determine an instantaneous decrease of the dropout till 1.2V, the OTA works in a higher transconductance condition [range (3) of the characteristic] and discharge the capacitor rapidly.

If the ripple frequency is high enough the capacitor won't charge itself completely, and the output voltage reaches a small value allowing a better ripple rejection; the device's again working as a filter (fast transient range).

With  $C_{\text{FT}} = 10 \mu\text{F}$ ;  $f = 100 \text{ Hz}$  a SVR of 35 is obtained.

Fig. 3 - Nonlinear transfer characteristic of the drop control unit




Fig. 4 - Supply voltage rejection vs. input voltage




Fig. 5 - Supply voltage rejection vs. frequency




Fig. 6 -  $V_O$  vs. supply voltage rejection




Fig. 7 - Quiescent current vs. input voltage




Fig. 8 - Dropout vs. load current




Fig. 9 - Inhibit function realized on  $C_{FT}$  pin.

