Ordering number: EN2076D



The LC6520C/H are single-chip 4-bit microcomputers that contain a 4K-byte ROM, 1K-bit RAM, have 42 pins, and are fabricated using CMOS process technology. Besides 8 input/output common ports of 32 pins and an input port of 4 pins, the LC6520C/H have specific ports that are used to provide the interrupt function, 4-bit/8-bit serial input/output function, and burst pulse output function. All output ports are of the open drain type with a withstand voltage of 15 V and a drive current of 20 mA and have the option of containing a pull-up resistance bitwise.

The LC6520C/H are the same as our LC6500 series in the basic architecture of the CPU and the instruction set, but are made more powerful in the stack level and the cycle time.

The LC6522C/H are the same as the LC6520C/H, except that they contain a 2k-byte ROM, 512-bit RAM.

Features

- Instruction set with 80 instructions (Common to the LC6500 series)
- ROM/RAM
 - : 4096 bytes/1024 bits (LC6520C/H)
 - 2048 bytes/512 bits (LC6522C/H)
- Instruction cycle time: $6 \mu s$ (C version, $V_{DD} = 3 \text{ to } 5.5 \text{V}$)
 - 2.77 μs (C version, V_{DD} = 4 to 5.5V)
 - 9.92 μ s (H version, VDD = 4.5 to 5.5V)
- Serial input/output interface x 1 (4 bits/8 bits program-selectable)

I/O ports

Input port: 4 pins

Input/output common ports: 32 pins

Input · input/output withstand voltage: 15 V max (all input · input/output ports)

- Output current: 20 mA max (all output ports)
- Pull-up resistance: May be contained bitwise by option. (All output ports)

Output level during reset: For ports C, D, output (H or L) during reset may be specified portwise by option.

Package Dimensions 3025B-D42SIC (unit: mm)





Package Dimensions 3052A-Q48A1C



SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

5202HK / 4209TA / 7137KI / 4176KI,TS No.2076-1/29

- Interrupt function
 - Timer interrupt: 1
 - INT pin or serial I/O interrupt: 1
- Stack level: 8 levels (common with interrupt)
- Timer: 4-bit prescaler + 8-bit programmable timer
- Burst pulse (64 x cycle time, duty 50%) output function
- Oscillator option Circuit mode: Ceramic mode, RC mode, external clock mode (200 kHz to 4.2 MHz) (Xtal OSC constants are being checked.)
 - Predivider option: 1/1, 1/3, 1/4
- Standby function: Standby function provided by the HALT instruction
- Supply Voltage: 3 to 5.5 V (C version)
 - 4.5 to 5.5 V (H version)
- Package: DIP42 shrink type, QIP48



No. 2076-2/29

•

Pin Description

Pin Name	Pins	٤/٥	Functions	Options	During Reset
V _{DD} Vss	1 1		Power supply		
OSC1	1	Input	• Pin for externally connecting R, C or a ceramic resonator for	 External clock input 2-pin RC OSC 2-pin ceramic 	
OSC2	1	Output	system clock generation • For the external clock mode, the OSC2 pin is open.	 resonator OSC (4) Predivider option 1. No. predivider 2. 1/3 predivider 3. 1/4 predivider 	
PA0 PA1 PA2 PA3	4	Input/output	 Input/output common port AQ to 3. 4-bit input (IP instruction) 4-bit output (OP instruction) Single-bit decision (BP, BNP instructions) Single-bit set/reset (SPB, RPB instructions) Standby is controlled by the PA3 (or PAQ to 3). The PA3 (or PAQ to 3) pin must be free from chattering during the HALT instruction cycle. 	 (1) Open drain type output (2) With pull-up resistance (1), (2): Specified bit by bit. 	• "H" output (Output Nch transistor OFF)
РВ <u>0</u> РВ1 РВ2 РВ3	4	Input	 Input Port B0 to 3 4-bit input (IP instruction) Single-bit decision (BP, BNP instructions) 		
PC0 PC1 PC2 PC3	4	Input/output	 Input/output common port C0 to 3. The functions are the same as for the PA0 to 3. (Note) Output ("H" or "L") during reset may be specified by option. (Note) No standby control function is provided. 	 (1) Open drain type output (2) With pull-up resistance (3) Output during reset: "H" (4) Output during reset: "L" (1), (2): Specified bit by bit. (3), (4): Specified in a group of 4 bits. 	 "H" output "L" output (Option- selectable)
PD0 PD1 PD2 PD3	4	Input/output	 Input/output common port D₀ to 3 The functions, options are the same as for the PC₀ to 3. 	Same as for the PCO to 3.	Same as for the PC _O to 3
PE0 PE1 PE2 PE3	4	Input/output	 Input/output common port EQ to 3 4-bit input (IP instruction) 4-bit output (OP instruction) Single-bit decision (BP, BNP instructions) Single bit set/reset (SPR, BPR) 	 (1) Open drain type output (2) With pull-up resistance (1), (2): Specified bit by bit. 	• "H" output (Output Nch transistor OFF)

Single-bit set/reset (SPB, RPB instructions) • PEO: With burst pulse (64T _{CVC}) output function		
 	Cont	inued on next page.

No. 2076-3/29

Continued from preceding page.

Pin Name	Pins	I/O	Functions	Options	During Reset
PF0/SI PF1/SO PF2/ <u>SCK</u> PF3/INT	4	Input/output	 Input/output port F0 to 3 The functions, options are the same as for the PE0 to 3. However, no burst pulse output function is provided. PF0 to 3: Also used for serial interface, INT input. Program- selectable. 4 bits/8 bits of serial input/output: Program-selectable SI: Serial input port SO: Serial output port SCK: Serial clock input/output INT: Interrupt request input 	Same as for the PEO to 3.	Same as for th PEQ to 3. Serial port: Disable Interrupt source: INT
PGD PG1 PG2 PG3	4	Input/output	 Input/output common port G₀ to 3 The functions, options are the same as for the PE₀ to 3. However, no burst pulse output function is provided. 	Same as for the PEO to 3.	Same as for th PE0 to 3.
P10 P11 P12 P13	4	Input/output	 Input/output common port 10 to 3 The functions, options are the same as for the PG0 to 3. 	Same as for the PG0 to 3.	Same as for the PG0 to 3.
PJO PJ1 PJ2 PJ3	4	Input/output	 Input/output common port J0 to 3 The functions, options are the same as for the PG0 to 3. 	Same as for the PGO to 3.	Same as for th PG ₀ to 3.
RES	1	Input	 System reset input For power-up reset, C is connected externally. For reset start, "L" level is applied for 4 clock cycles or more. 		
TEST	1	Input	 LSI test pin Normally connected to VSS 		

۰.

No. 2076-4/29

System Block Diagram



RAM:	Data memory	ROM:	Program memory
F:	Flag	PC:	Program counter
WR:	Working register	INT:	Interrupt control
AC:	Accumulator	1R:	Instruction register
ALU:	Arithmetic and logic unit	i.DEC:	Instruction decoder
DP:	Data pointer	CF, CSF:	Carry flag, carry save flag
E:	E register	ZF, ZSF:	Zero flag, zero save flag
CTL:	Control register	EXTF:	External interrupt request flag
OSC:	Oscillator	TMF:	Internal interrupt request flag
TM:	Timer		

STS: Status register

No. 2076-5/29

Oscillator Circuit Option

.

Option Name	Circuit	Conditions, etc.
1. External Clock		Input: Schmitt type
2. 2-pin RC OSC	Cert OSC1	 Input: Schmitt type
3. Ceramic Resonator OSC	C1 OSC1 Ceramic OSC 2 Geramic C2 R	

• Predivider Option

Option Name	Circuit	Conditions, etc.
1. No predivider	osc circuit generator	 Applicable to all of 3 OSC options. The OSC frequency, external clock do not exceed 1444 kHz. (LC6520C, LC6522C) The OSC frequency, external clock do not exceed 4330 kHz. (LC6520H, LC6522H) Refer to Table of OSC, Predivider Option (Table 2).
2. 1/3 predivider	D	 Applicable to only 2 options of external clock, ceramic resonator OSC. The OSC frequency, external clock do not exceed 4330 kHz. Refer to Table of OSC, Predivider Option (Table-2).
3. 1/4 predivider		 Applicable to only 2 options of external clock, ceramic resonator OSC. The OSC frequency, external clock do not exceed 4330 kHz. Refer to table of OSC, Predivider Option (Table 2).

No. 2076-6/29

Options of Ports C, D Output Level during Reset For input/output common ports C, D, either of the following two output levels may be selected in a group of 4 bits during reset by option.

Option Name	Conditions, etc.
1. Output during reset: "H" level	All of 4 bits of ports C, D
2. Output during reset: "L" level	All of 4 bits of ports C, D

Options of Port Output Configuration

For each input/output-common port, either of the following two output configurations may be selected by option (bitwise).

Option Name	Circuit	Conditions, etc.
1. Open drain type output		
2. Output with pull-up resistance		

No. 2076-7/29

.

Development Support

The following are available to support the LC6520, LC6522 program development.

- (1) User's Manual
 - "LC6554 Series User's Manual" No. E21B. (Issued in December, 1987)
- (2) Development Tool Manual

For the EVA-410 system, refer to the description of Development Support Tools in "LC6554 Series User's Manual". For the EVA-800 system, refer to "EVA-800-LC6554 Series Development Tool Manual".

- (3) Development Tools
 - 1) For program development (EVA-410 system)
 - i. MS-DOS host computer system (Note 1)
 - ii. MS-DOS base cross assembler (LC65S.EXE)
 - iii. Evaluation kit (EVA-410C or EVA-420)
 - iv. Evaluation kit target board (EVA-TB6520/22/54/43/46), evaluation chip (LC6595)
 - 2) For program evaluation
 - i. Piggyback (LC65PG20/22), with socket for conversion of number of piggyback pins

Note. For notes on program evaluation, do not fail to refer to "5-3-1. Notes on when evaluating programs for the LC6520/22" in "LC6554 Series User's Manual".

Appearance of Application Development Tools

EVA-410 System

Piggyback





No. 2076-8/29



- 3) For program development (EVA-800 system)
 - i. IBM PC/XT, IBM PC-AT (Note 1) compatible Sanyo MS-DOS machine
 - ii. Cross assemblerMS-DOS base cross assembler: (LC65S.EXE)
 - iii. Host control program: (EVA800.EXE)
 - iv. Evaluation chip: LC6595
 - v. Emulator : EVA-800 or EVA-850 control board and evaluation chip board (Note 2)

Appearance of Development Support System

EVA-800 System



(Note 1) IBM PC/XT, IBM PC-AT: Products of IBM Corporation MS-DOS: Trademark of Microsoft Corporation

(Note 2) The EVA-800 is a general term for emulator. A suffix (A, B ...) is added at the end of EVA-800 as the EVA-800 is improved to be a newer version. Do not use the EVA-800 with no suffix added.

No. 2076-9/29

Main Specifications of the I	LC6520C,	6522C			
Absolute Maximum Ratings/Ta		ν = 0\/		unit	
Maximum Supply Voltage			-0.3 to +7.0	V	
	VDD max	00			
Output Voltage	Vo	OSC2 Allowable up to volta		V.	
Input Voltage	V ₁ (1)		to VDD+0.3	V	
	V1 (2)		to VDD+0.3	V	
	V ₁ (3)	PB0 to 3	-0.3 to +15	V	
Input/Output Voltage	V10 (1)	Port of OD type	-0.3 to +15	V	
	V _{IO} (2)		to V _{DD} +0.3	V	
Peak Output Current	IOP	Input/output port	-2 to +20	mA	
Average Output Current	IOA	Input/output port:	-2 to +20	mA	
		Per pin over the period of 100 msec.			
	ΣΙ _{ΟΑ} (1)	Total current of PA0 to 3, PC0 to 3, PD0 to 3 and PE0 to 3 (Note 2)	30 to +140	mA	
	ΣΙ _{ΟΑ} (2)	Total current of PF0 to 3, PG0 to 3, PI0 to 3 and PJ0 to 3, (Note 2)	-30 to +140	mA	
Allowable Power Dissipation	Palmax (1)	DIP package, $T_a = -30$ to $+70^{\circ}C$	600	mW	
	Pa max (2)	QIP package, $T_a = -30$ to $+70^{\circ}$ C	400	mW	
Operating Temperature	Topr		-30 to +70	°C	
Storage Temperature	•		-55 to +125	°Č	
Storage Temperature	τ _{stg}		-00 (0 1120	0	
Allowable Operating Conditions	$t_{n} = -30 t_{0}$	o +70°C, V _{SS} ≕ 0V, V _{DD} = 3.0 to 5.5\	/ min	typ max	unit
Operating Supply Voltage	V _{DD}	V _{DD}	3.0	5,5	V
Standby Supply Voltage	V _{st}	V _{DD} : RAM, resister hold (Note 3)	1.8	5.5	v
"H"-Level Input Voltage		Port of OD type, PB0 to 3:	0.7V _{DD}	+13.5	v
H ·Level input voltage	V _{IH} (1)	Output Nch Tr OFF	0.7 00	+15.5	v
	11			Vee	v
	VIH (2)	Port of PU type: Output Nch Tr OFF		VDD +13.5	v
	VIH (3)	SCK, SI, INT of OD type:	0.8V _{DD}	+13.5	v
	11	Output Nch Tr OFF	0.0)/		V
	VIH (4)	SCK, SI, INT of PU type:	0.8V _{DD}	VDD	V
		Output Nch Tr OFF	0.01/	N/	
	VIH (5)	RES	0.8V _{DD}	VDD	V
	VIH (6)	OSC1: External clock mode	0.8V _{DD}	VDD	V
			min	typ max	unit
"L"-Level Input Voltage	V1L (1)	PORT: V _{DD} = 4 to 5.5V, Output Nch Tr OFF	VSS	0.3V _{DD}	V
	VIL (2)	PORT: Output Nch Tr OFF	Vss	0.25V _{DD}	V
	ViL (3)	\overline{INT} , \overline{SCK} , SI : $V_{DD} = 4$ to 5.5V	Vss	0.25V _{DD}	V
		Output Nch Tr OFF			
	V1L (4)	INT, SCK, SI: Output Nch Tr OFF	Vss	0.2V _{DD}	V
	V1L (5)	OSC1: $V_{DD} = 4$ to 5.5V,	VSS	0.25VDD	v
		External clock mode	00		
	V <u>ք</u> լ (6)	OSC1: External clock mode	Vss	0.2V _{DD}	V
	V _{1L} (7)	TEST: $V_{DD} = 4$ to 5.5V	VSS	0.3V _{DD}	v
	VIL (8)	TEST	VSS	0.25VDD	v
	V1L (9)	$\frac{1}{\text{RES}} V_{\text{DD}} = 4 \text{ to } 5.5 \text{V}$	VSS	0.25V _{DD}	v
	V _{IL} (10)	RES	VSS	0.2VDD	v
Operating Frequency				See Table 2.	•
	fop (Tot)	(V _{DD} = 4.0 to 5.5V)			tue
(Cycle Time)	(T _{cyc})	(v DD - 4.0 (0.5.5))	(2.77) (6.0)	(20)	(μs)
			(0.0)	(20)	(µs)

Continued on next page.

No. 2076-10/29

External Clock Conditions (Whe	en the extern	al clock or 2-pin RC OSC option is sele	ected) min	typ	max	unit
Frequency	f _{ext}	OSC1: Fig. 1		See Tabl		unic
Pulse Width	textH,	OSC1: $V_{DD} = 4$ to 5.5V, Fig. 1	90			ns
	textL	OSC1: Fig. 1	180			nŝ
Rise/Fall Time	textR,	OSC1: $V_{DD} = 4$ to 5.5V, Fig. 1			30	ns
	textF	OSC1: Fig. 1			100	ns
Oscillation Guaranteed Cons	tants					
2-Pin RC Oscillation	C _{ext}	OSC1, OSC2: $V_{DD} = 4$ to 5.5V, Fig. 2	2 2	2 20±5 %		рF
	Rext	OSC1, OSC2: $V_{DD} = 4$ to 5.5V, Fig. 2		6,8±1%		kΩ
	Cext	OSC1, OSC2: Fig. 2		270±5%		p٢
	Rext	OSC1, OSC2: Fig. 2		15±1%		kΩ
Ceramic Resonator Oscillation		Fig. 3		See Tab	le 1.	
Electrical Characteristics/ $T_a = -$	-30 to +70°0	C, V _{SS} = 0V, V _{DD} = 3.0 to 5.5V	min	typ	max	unit
"H"-Level Input Current	ЧН (1)	Port of open drain type, PB0 to 3:			+5.0	μA
-		Output Nch Tr OFF, Including OFF				
		leakage current of Nch Tr,				
		V _{1N} = +13.5V				
	ЧH (2)	OSC1: External clock mode, VIN = V	DD		+1.0	μA
"L"-Level Input Current	li (1)	Port of open drain type, PB0 to 3:				μA
		Output Nch Tr OFF, VIN = VSS				
	lıL (2)	Port with pull-up resistance:	1.3	-0.35		mΑ
		Output Nch Tr OFF, VIN = VSS				
	կը (3)	RES: VIN = VSS	-45	-10		μA
	li (4)	OSC1: External clock mode,	-1.0			μA
		$V_{IN} = V_{SS}$				
"H"-Level Output Voltage	Vон (1)	Port with pull-up resistance:	V _{DD} -1.2			V
		$V_{DD} = 4$ to 5.5V, $I_{OH} = -50 \mu A$				
	VOH (2)		V _{DD} –0.5			V
		$I_{OH} = -10 \mu A$				
"L"-Level Output Voltage	VOL (1)	Port: $V_{DD} = 4$ to 5.5V, $I_{OL} = 10$ mA			1.5	V
	V _{OL} (2)	Port: $IOL = 1 \text{ mA}$, When IOL of			0.5	V
		each port is 1 mA or less.				
Hysteresis Voltage	VHys	RES, INT, SCK, SI,	(0.1V _{DD}		V
		OSC1 of Schmitt type (Note 6)				
Current Dissipation	1 (1)	Operation mode, Output Nch Tr OFF	, Port = V_D		-	^
2-Pin RC Oscillation	DDOP (1)	V_{DD} : $V_{DD} = 4 \text{ to } 5.5 \text{V}$, Fig. 2		2	5	mΑ
		$f_{\rm OSC} = 750 \rm kHz typ$		1 5	4 5	
		VDD: Fig. 2 f_{OSC} = 350 kHz typ		1.5	4.5	mΑ
Ceramic Resonator Oscillation	DDOP (3)	VDD: Fig. $3 VDD = 4$ to 5.5V, 4MHz	,	5	10	mΑ
Oscillation	(4)	1/3 predivider		5	10	A
	DDOP (4)	V_{DD} : Fig. 3 V_{DD} = 4 to 5.5V, 4MHz 1/4 predivider	,	5	10	mΑ
		V _{DD} : Fig. 3 400kHz		1,5	4	mA
		V_{DD} : $V_{DD} = 4$ to 5.5V, Fig. 3 800k	· Ll 7	2	5	mA
External Clock		V_{DD} : 200 kHz to 667 kHz,	14	2	5	mA
External Clock	10DOP 11	1/1 predivider		2	5	mA
		600 kHz to 2000 kHz, 1/3 predivider				
	1 (8)	800 kHz to 2667 kHz, 1/4 predivider		2	10	0
	DDOP (8)	V_{DD} : $V_{DD} = 4$ to 5.5V,		3	10	mΑ
		200 kHz to 1444 kHz, 1/1 predivider				
		600 kHz to 4330 kHz, 1/3 predivider 800 kHz to 4330 kHz, 1/4 predivider				
		AUDICHT TO 4.530 KHZ 1/4 Dredivider				
Ctandby Made	1			0.05	10	
Standby Mode	¹ DDSt	V_{DD} : $V_{DD} = 5.5V$ Output Nch Tr C V_{DD} : $V_{DD} = 3V$ Port = V_{DD}	DFF,	0.05 0.025	10 5	μΑ μΑ

Continued on next page.

No. 2076-11/29

٠

Continued from preceding page. Oscillation Characteristics		•	min	typ	max	unit
Ceramic Resonator Oscillation	n					
Oscillation Frequency	fCFOSC (Note 4)	OSC1, OSC2: Fig. 3 $f_0 = 400 \text{ kHz}$ OSC1, OSC2: V _{DD} = 4 to 5.5V,	392 784	400 800	408 816	kHz kHz
		Fig. 3 $f_0 = 800 \text{ kHz}$ OSC1, OSC2: V _{DD} = 4 to 5.5V, Fig. 3 $f_0 = 3 \text{ MHz}$, 1/3 predivider,	2940	3000	3060	kHz
		1/4 predivider OSC1, OSC2: $V_{DD} = 4$ to 5.5V, Fig. 3 f _o = 4 MHz, 1/3 predivider,	3920	4000	4080	kHz
Oscillation Stabilizing	tCFS	1/4 predivider Fig. 4 f _o = 400 kHz			10	ms
Period		$V_{DD} = 4 \text{ to } 5.5 \text{V}$, Fig. 4 f _o = 4 MHz, 3 MHz, 800 kHz			10	ms
2-Pin RC Oscillation		6				
Oscillation Frequency	fMOSC (1)	OSC1, OSC2: V_{DD} = 4 to 5.5V, Fig. 2, C _{ext} = 220 pF±5%, R _{ext} = 6.8 kΩ±1%	, 515	750	1156	kHz
	fMOSC (2)	$C_{ext} = 220 \text{ pr} \pm 5\%$, $R_{ext} = 0.0 \text{ km} \pm 1\%$ OSC1, OSC2: Fig. 2, $C_{ext} = 270 \text{ pF} \pm 5\%$, $R_{ext} = 15 \text{ k}\Omega \pm 1\%$	222	350	609	kHz
Dull and Desistence						
Pull-up Resistance I/O Port Pull-up Resistance	R _{pp}	Port of PU type: V _{DD} = 5V		14		kΩ
External Reset Characteristics	M			0	01/	v
"H"-Level Threshold	VtH		0.5V _{DD}		.8VDD	
"L"-Level Threshold	VtL		0.2V _{DD}		.5VDD	v
Reset Time	TRST			See Fig	g. 5.	
Pin Capacitance	СР	f = 1 MHz, Other than pins to be tested, VIN = VSS		10		pΕ
Serial Clock						
Input Clock Cycle Time	[†] CKCY (1)	<u>SCK</u> : V _{DD} = 4 to 5.5V, Fig. 6 SCK	3.0 12.0			μs μs
Output Clock Cycle Time	^t CKCY (2)	SCK (T _{CYC} = 4 x System clock period), Fig. 6	64	× TCYC		μs
Input Clock ("L"-Level Pulse Width	^t CKL (1)	$\frac{SCK}{SCK} = 4 \text{ to } 5.5V, \text{ Fig. 6}$	1.0 4,0			μs μs
Output Clock	tory (2)	SCK, Fig. 6		х тсус		
"L"-Level Pulse Width	t _{CKL} (2)			× 1010		μs
Input Clock ("H"-Level Pulse Width	<u>t</u> СКН (1)	<u>SCK</u> : V _{DD} = 4 to 5.5V, Fig. 6 SCK	1.0 4.0			μs μs
Output Clock "H"-Level Pulse Width Serial Input	^t CKH (2)	SCK: Fig. 6	32	× ^T CYC		μs
Data Setup Time	tick	SI: Specified for ↑ of SCK, Fig. 6	0.5			μs
Data Hold Time Serial Output	1CKI	SI: Specified for 1 of SCK, Fig. 6	0.5			μs
Output Delay Time	ŧСКО	SO: $V_{DD} = 4$ to 5.5V, Specified for \downarrow of SCK,			0.5	μs
		Nch OD only: External 1 kohm, external 50 pF, Fig. 6			2.0	
		SO			2.0	μs
Pulse Quitout						
Pulse Output Period	^t PCY	PE0: T _{CYC} = 4 x System clock period, Nch OD only: External 1 kohm,	, 64	х тсүс		μs
•	tPCY tPH			× ^T CYC		μs μs

Note 1: When oscillated internally under the oscillating conditions in Fig. 3, up to the oscillation amplitude generated is altowable.

Note 2: Average over the period of 100 msec.

Note 3: Operating supply voltage VDD must be held until the standby mode is entered after the execution of the

- HALT instruction,
 The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.
 Note 4: fCFOSC represents an oscillatable frequency. There is a tolerance of approximately 1% between the center frequency at the ceramic mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator. Note 5: When mounting the QIP version on the board, do not dip it in solder. Note 6: The OSC1 becomes the Schmitt type when the OSC option is the 2-pin RC OSC or external clock OSC.

No. 2076-12/29









Fig. 2 2-Pin RC Oscillation Circuit







Fig. 3 Ceramic Resonator Oscillation Circuit



Note 7: When the rise time of the power supply is 0, the reset time becomes 10 ms to 100 ms at CRES = 0.1 μ F. If the rise time of the power supply is long, the value of CRES must be increased so that the reset time becomes

10 ms or greater.

No. 2076-13/29

	C1	33PF ± 10%
4MHz (Murata)		
CSA4.00MG	<u>c2</u>	33pf±10%
	R	0Ω
4MHz (Kyocera)	C1	33pf ± 10%
KBR4.0MS	¢2	33pf ± 10%
	R	0.Ω
3MHz (Murata)	C 1	$33 p_F \pm 10\%$
CSA3 00MG	C2	33pf±10%
· · · · · · · · · · · · · · · · · · ·	R	0 \2
3MHz (Kyocera)	٢1	47pf±10%
KBR3.0MS	C2	47pf±10%
	R	0Ω

.

	_	
800kHz (Murata)	c 1 _	220pf±10%
CSB800D CSB800K	٢2	220pf ± 10%
C3BOUK	Ŕ	ΩQ
800kHz (Kyocera)	C 1	150pf±10%
KBR800H	٢2	150pf±10%
	R	QΩ
400kHz (Murata)	c 1	470pf±10%
CSB400P	c2	470pf±10%
	R	OΩ
400kHz (Kyocera)	c 1	330pf±10%
KBR400B	c2	330pf±10%
	R	0Ω

Table 1 Constants Guaranteed for Ceramic Resonator Oscillation



Fig. 6 Serial Input/Output Timing



Fig. 7 Pulse Output Timing at Port PE0

No. 2076-14/29

Circuit Configuration	Frequency	Predivider Option (Cycle Time)	VDD	Remarks
Ceramic Resonator Option	400 kHz	1/1 (10 μs)	3 to 5.5V	Unusable with 1/3, 1/4 predivider
,		1/1 (5 μs)	4 to 5.5V	
	800 kHz	1/3 (15 μs)	4 to 5.5∨	
		1/4 (20 μs)	4 to 5.5∨	
		1/3 (4 µs)	4 to 5.5∨	Unusable with 1/1
	3 MHz	1/4 (5.33 μs)	4 to 5.5V	predivider
	4 MHz	1/3 (3 μs)	4 to 5.5V	Unusable with 1/1
		1/4 (4 µs)	4 to 5.5V	predivider
	200 to 667 kHz	1/1 (20 to 6 μ _s)	3 to 5.5∨	
External Clock Option	600 to 2000 kHz	1/3 (20 to 6 µs)	3 to 5.5V	
or External Clock	800 to 2667 kHz	1/4 (20 to 6 µs)	3 to 5.5V	
Drive by RC OSC	200 to 1444 kHz	1/1 (20 to 2.77 μs)	4 to 5.5∨	
Option	600 to 4330 kHz	1/3 (20 to 2.77 μs)	4 to 5.5∨	
	800 to 4330 kHz	1/4 (20 to 3.70 µs)	4 to 5.5V	
External Clock Drive by ceramic resonator OSC Option		drive is impossible. When clock option or RC OSC		al clock drive,
RC OSC Option	V _{DD} = 3 to 5.5V). If used with other t	ivider, recommended con han recommended consta nge must be the same as f	ants, the predivic	der option,

 Table 2 Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown above.)

RC Oscillation Characteristic of the LC6520C, 6522C

Fig. 8 shows the RC oscillation characteristic of the LC6520C, 6522C. For the variation range of RC OSC frequency of the LC6520C, 6522C, the following are guaranteed at the external constants only shown below.

1) $V_{DD} = 3.0V$ to 5.5V, $T_a = -30^{\circ}C$ to $+70^{\circ}C$ External constants 2) $V_{DD} = 4.0V$ to 5.5V, $T_a = -30^{\circ}C$ to $+70^{\circ}C$ External constants External constants External constants External constants External constants $515 \text{ kHz} \le f_{mosc} \le 1156 \text{ kHz}$

If any other constants than specified above are used, the range of Rext = 4 kohms to 23 kohms, Cext = 150 pF to 400 pF must be observed. (See Fig. 8.)

Note 8: The oscillation frequency at $V_{DD} = 5.0V$, $T_a = 25^{\circ}C$ must be in the range of 350 kHz to 750 kHz. Note 9: The oscillation frequency at $V_{DD} = 4.0V$ to 5.5V, $T_a = -30^{\circ}C$ to +70°C and $V_{DD} = 3.0V$ to 5.5V, $T_a = -30^{\circ}C$ to +70°C must be within the operation clock frequency range. (See Table 2.)

No. 2076-15/29



LC6520C,6520H,6522C,6522H

	Output Voltage	vo	OSC2 Allowable up to vo	Itage generated	v	
	Input Voltage	Vj (1)	OSC1 (Note 1) -0	.3 to VDD+0.3	V	
		Vi (2)		.3 to VDD+0.3	V	
		Vj (3)	PB ₀ to 3	-0.3 to +15	V	
	Input/Output Voltage	Vio (1)	Port of OD type	–0.3 to +15	V	
		VIO (2)		.3 to VDD+0.3	v	
	Peak Output Current	IOP	Input/output port	-2 to +20	mA	
	Average Output Current	IOA	Input/output port: Per pin over	-2 to +20	mA	
	0		the period of 100 msec.			
		ΣΙΟΑ (1)	Total current of PAO to 3, PCO to 3	,	mA	
			PD0 to 3, and PE0 to 3 (Note 2)			
		ΣΙΟΑ (2)	Total current of PF0 to 3, PG0 to 3	, -30 to +140	mA	
			and PIO to 3, PJO to 3 (Note 2)			
	Allowable Power Dissipation		DIP package, T _a = -30 to +70°C	600	mW	
		Pd max (2)	QIP package, $T_a = -30$ to $+70^{\circ}$ C	400	mΨ	
	Operating Frequency	Т _{орд}		— 30 to +70	°C	
	Storage Temperature	T _{stg}		–55 to +125	°C	
		(T - 20 A			•	••
1			$+70^{\circ}$ C, V _{SS} = 0V, V _{DD} = 4.5 to 5.		typ max	unit
	Operating Supply Voltage	VDD	VDD	4.5	5.5	V.
	Standby Supply Voltage	V _{st}	VDD: RAM, resister hold (Note 3)	1.8	5.5	V
	"H"-Level Input Voltage	VIH (1)	Port of OD type, PB0 to 3:	0.7V _{DD}	+13.5	V
		1	Output Nch Tr OFF			
		VIH (2)	Port of PU type: Output Nch Tr OF		VDD	V
		VIH (3)	SCK, SI, INT: Output Nch Tr OFF	0.8V _{DD}	+13.5	V
		VIH (4)	SCK, SI, INT: Output Nch Tr OFF	0.8V _{DD}	VDD	V
		VIH (5)	RES	0.8VDD	Vod	V
		V1H (6)	OSC1: External clock mode	0.8VDD		V
	"L"-Level Input Voltage	VIL (1)	Port: Output Nch Tr OFF	Vss	0.3V _{DD}	V
		VIL (2)	INT, SCK, SI: Output Nch Tr OFF	VSS	0.25V _{DD}	V
		VIL (3)	OSC1: External clock mode	Vss	0.25V _{DD}	V
		VIL (4)	TEST	VSS	0.3V _{DD}	V
	_	V _{IL} (5)	RES	Vss	0.25VDD	v
	Operating Frequency	fop			able 2.	
	(Cycle Time)	(T _{cyc})		(0.92)	(20)	(µs)

External Clock Conditions (When the external clock option is selected) Frequency fext OSC1: Fig. 1

See Table 2.

ł

riequency	'ex l	00011119.1		
Pulse Width	(^t extH ₂	OSC1: Fig. 1	90	ns
Rise/Fall Time	L ^t extL (^t extR, t _{ext} F	OSC1: Fig. 1	3	D ns
Dscillation Guaranteed Co	onstants	C:- 0	Can Table 1	••••••••••••••••••••••••••••••••••••••
Ceramic Resonator Os	ciliation	Fig. 2	See Table 1,	•

A DESCRIPTION OF THE OWNER OWNE

			!			
		$V_{\rm SS} = 0V, V_{\rm DD} = 4.5 \text{ to } 5.5V$	min	typ	max	unit
"H"-Level Input Current	I _{IH} (1)	Port of open drain type,			+5.0	μA
		PB0 to 3: Output Nch Tr OFF,				
		Including Nch Tr OFF leakage curren	זנ,			
	1	$V_{\rm IN} = 13.5V$	/		+1.0	
HI K Court Correct	IIH (2)	OSC1: External clock mode, VIN = '	• DD 1.0		Ψ1.U	μΑ
"L"-Level Input Current	կը (1)	Port of open drain type, PB0 to 3:	1.0			μA
	1 (2)	Output Nch Tr OFF, VIN = VSS Port with pull-up resistance:	-1,3	-0.35		mА
	IIL (2)	Output Nch Tr OFF, VIN = VSS	-1,5	-0.55		ША
	կլ (3)	OUDDITATION (1000000000000000000000000000000000000	-45	-10		μΑ
	чс (3) Чс (4)	OSC1: External clock mode,	-40	-10		μA
	·1 L (+)	VIN = VSS	-1.0			μΑ
"H"-Level Output Voltage	Vон (1)	Port with pull-up resistance:	V _{DD} -1.2			v
H -Level Output voltage	VOH (II)		VDD-1.2			v
	Var (2)	$I_{OH} = -50 \mu A$ Port with pull-up resistance:	VDD-0.5			v
	VOH (2)		♦DD=0.5			v
"L"-Level Output Voltage	V _{OL} (1)	I _{OH} =10 μA Port: I _{OL} = 10 mA			1.5	v
	VOL (1)	Port: $IOL = 1 \text{ mA}$, When IOL of each	-		0.5	v
	VUL (2)	port is 1 mA or less.	1		0.5	v
Hysteresis Voltage	VHys	RES, INT, SCK, SI,	(0.1V _{DD}		v
Trysteresis vontage	vnys	OSC1 of Schmitt type (Note 6)	,	00 1100		v
Current Dissipation		obor of beninite type (Note of				
Ceramic Resonator		V _{DD} : Fig. 2, 4MHz, Operating mode	1.	5	10	mΑ
Oscillation	DUOP	Output Nch Tr OFF, Port = VDD	· /	Ť		
External Clock		V_{DD} : 200 kHz to 4330 kHz,		5	10	mΑ
		Operating mode, Output Nch Tr OF	F			
		Port = V_{DD}				
Standby Mode	DDST	V _{DD} : V _{DD} = 5.5V (Output Nch Tr	OFF,	0.05	10	μA
,	2001	V_{DD} : $V_{DD} = 3V$ (Port = V_{DD}	• •	0.025	5	μA
Oscillation Characteristics						
Ceramic Resonator Oscillatio			2020	4000	4000	1.1.1-
Oscillation Frequency	fCFOSC (Note 4)	OSC1, OSC2: Fig. 2 $f_0 = 4$ MHz	3920	4000	4080	kHz
Oscillation Stabilizing	^t CFS	Fig. 3 f _o ≕ 4 MHz			10	ms
Period						
Pull-up Resistance	_					10
I/O Port Pull-up Resistance	R _{pp}	Port of PU type: $V_{DD} = 5V$		14		kΩ
External Reset Characteristics					0.014	
"H"-Level Threshold	VtH		0.5V _{DD}		0.8VDD	V
"L"-Level Threshold	VtL		0.25V _{DD}		0,5VDD	V
Reset Time	TRST		. 56	e Fig. 4.		
Pin Capacitance	CP	f = 1 MHz, Other than pins to be		10		рF
		tested, V _{IN} = V _{SS}				
Serial Clock	A		20			
Input Clock Cycle Time	TCKCY (1)	SCK: Fig. 5	3.0			μs
Output Clock Cycle Time		SCK: (T _{CYC} = 4 x System clock period), Fig. 5		I x TCYC		μs
Input Clock "L"-Level Pulse Width	tCKL (1)	SCK: Fig. 5	1.0			μs
Output Clock "L"-Levei Pulse Width	tCKL (2)	SCK: Fig. 5	32	2 × TCYC	;	μs

.

Continued on next page.

No. 2076-17/29

`

Continued from preceding pa	ge.		min	typ	max	unit
Input Clock ''H''-Level Pulse Width	tСКН (1)	SCK: Fig. 5	1.0			μs
Output Clock "H"-Level Pulse Width	tCKH (2)	SCK: Fig. 5	32 x	тсус		μs
Serial Input						
Data Setup Time	tick	SI: Specified for 1 of SCK, Fig. 5	0.5			μs
Data Hold Time	^t CKI	SI: Specified for ↑ of SCK, Fig. 5	0.5			μs
Serial Output						
Output Delay Time	^t CKO	SO: Specified for ↓ of SCK, Nch OD only: External 1 kohm, external 50 pF, Fig. 5			0.5	μs
Pulse Output						
Period	tPCY	PE0: T _{CYC} = 4 × System clock period, Nch OD only: External 1 kohm, external 50 pF, Fig. 6	64 x	TCYC		μs
"H"-Level Pulse Width	tрн	PEO:	32	2 × TCY	c±10%	μs
"L"-Level Pulse Width	tPL	PEO:		2 × TCY		μs

- Note 1: When oscillated internally under the oscillating conditions in Fig. 2, up to the oscillation amplitude generated is allowable.
- Note 2: Average over the period of 100 msec.
- Note 3: Operating supply voltage V_{DD} must be held until the standby mode is entered after the execution of the HALT instruction. The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.
- Note 4: fCFOSC represents an oscillatable frequency. There is a tolerance of approximately 1% between the center frequency at the ceramic mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator.
- Note 5: When mounting the QIP version on the board, do not dip it in solder.
- Note 6: The OSC1 becomes the Schmitt type when the OSC option is the external clock OSC.







No. 2076-18/29

4MHz (Murata)	c 1	33pf±10%
CSA4,00MG	C 2	33pf±10%
	R	0Ω
4MHz (Kyocera)	c 1	33pf ± 10%
KBR4.0MS	C 2	33pf±10%
	R	QΟ

Table 1 Constants Guaranteed for Ceramic Resonator Oscillation



Fig. 4 Reset Circuit

Note 7: When the rise time of the power supply is 0, the reset time becomes 10 ms to 100 ms at $C_{RES} = 0.1 \ \mu F$. If the rise time of the power supply is long, the value of C_{RES} must be increased so that the reset time becomes 10 ms or greater.







Fig. 5 Serial Input/Output Timing



The load conditions are the same as in Fig. 5.



Circuit Configuration	Frequency	Predivider Option (Cycle Time)	VDD	Remarks	
Ceramic Resonator OSC Option	4 MHz	1/1 (1 μs)	4.5 to 5.5V		
External Clock Option	200 to 4330 kHz	1/1 (20 to 0.92 µs)	4.5 to 5.5V		
External Clock Drive	The external clock	drive is impossible. When	using the external	clock drive,	

by Ceramic Resonator OSC Option specify the external clock option.

Table 2 Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown above.)

No. 2076-19/29

Notes for Standby Function Application

The LC6520, LC6522 provide the standby function called HALT mode to minimize the current dissipation when the program is in the wait state.

The standby function is controlled by the HALT instruction, PA pin, RES pin, and serial transfer completion signal. A peripheral circuit and program must be so designed as to provide precise control of the standby function. In most applications where the standby function is performed, voltage regulation, instantaneous break of power, and external noise are not negligible. When designing an application circuit and program, whether or not to take some measures must be considered according to the extent to which these factors are allowed. This section mainly describes power failure backup for which the standby function is mostly used. A sample application circuit where the standby function is performed precisely is shown below and notes for circuit design and program design are also given below.

When using the standby function, the application circuit shown below must be used and the notes must be also fully observed.

If any other method than shown in this section is applied, it is necessary to fully check the environmental conditions such as power failure and the actual operation of an application equipment.

1. HALT mode release conditions

1-1, Supplementary description of release by serial transfer completion signal

On completion of serial transfer, the HALT mode is released and the execution of the program starts with an instruction immediately following the HALT instruction. This function can be used to execute the program only when serial transfer occurs, placing the program in the wait state when no serial transfer occurs. This function is effective in reducing the current dissipation or clock noise.

- Notes -

- Release by the serial transfer completion signal is available only when the RC mode is used for system clock generation; and unavailable when the ceramic mode is used.
- On completion of serial transfer, the HALT mode is released unconditionally. In an application, such as capacitor backup application, where the current dissipation must be kept as low as possible during backup and serial transfer by external clock is also used, the HALT mode is released when serial data is transferred externally during backup.

1-2, Summary of HALT release conditions

The HALT mode setting, release conditions are shown in Table 1.

Table 1 HALT mode setting, release conditions

HALT mode setting conditions	HALT mode release conditions
HALT instruction Provided that PA3, (PA3 to PA0 or PA3 is program- selectable) is at high level.	 Reset (Low level is appled to RES.) Low level is applied to PA3, (PA3 to PA0 or PA3 is program-selectable.) Serial transfer completion.

Note) HALT mode release conditions (2), (3) are available only when the RC mode is used for system clock generation; and unavailable when the ceramic mode is used.

2. Proper cares in using standby function

When using the standby function, an application circuit and program must be designed with the following in mind. (1) The supply voltage at the standby state must not be less than specified.

- (2) Input timing and conditions of each control signal (RES, port A, serial transfer) must be observed at the standby initiate/release state.
- (3) Release operation must not be overlapped at the time of execution of the HALT instruction.

A sample application where the standby function is used for power failure backup is shown below as a concrete

method to observe these notes. A sample application circuit, its operation, and notes for program design are given below.

No. 2076-20/29

Sample application where the standby function is used for power failure backup

Power failure backup is an application where power failure of the main power source is detected and the HALT instruction is executed to cause the standby state to be entered. The current dissipation is minimized and a backup capacitor is used to retain the contents of the internal registers for a certain period of time. After power is restored, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC). Shown below are sample applications where the program selects or not between power-ON reset and reset after power is restored, notes, measures for instantaneous break of AC power, and notes for serial transfer.

2-7. Sample application 1 where the standby function is used for power failure backup Shown below is a sample application where the program does not select between power-ON reset and reset after power is restored.

2-1-1. Sample application circuit - (1)

Fig. 2-1 shows a sample application where the standby function is used for power failure backup.



Fig. 2-1. Sample application - (1) where the standby function is used for power failure backup

2-1-2. Operating waveform in sample application circuit -- (1)

The operating waveform in the sample application circuit in Fig. 2-1 is shown in Fig. 2-2. The mode is roughly divided as follows: a, Power-ON reset, b, Instantaneous break of main power, C, Return from power failure backup.



HALT instruction

(c) Return from power failure backup

V+TRON: V+ value when TR is turned ON/OFF

Fig. 2-2. Operating waveforms - (1) in sample application circuit

No. 2076-21/29

2-1-3. Operation of sample application circuit - (1)

(a) At the time of power-ON reset

After power rises, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC).

- Note -

This sample application circuit provides an indeterminate region where no reset occurs before the operating V_{DD} range is entered.

- (b) At the time of instantaneous break
 - (i) When the PXX input voltage does not meet VIL (The PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:
 - A reset occurs in the normal mode, providing the same operation as power-ON reset.
 - (ii) When both of the PXX input voltage and RES input voltage do not meet VIL: The program continues running in the normal mode.
 - (iii) When both of the PXX input voltage and RES input voltage meet VIL: When two pollings do not regard the PXX input voltage as "L" level, the HALT mode is not entered and a reset occurs.

When two pollings regard the P_{XX} input voltage as "L" level, the HALT mode is entered and after power is restored a reset occurs, releasing the standby mode.

(c) At the time of return from power failure backup After power is restored, a reset occurs, releasing the standby mode.

2-1-4. Notes for design of sample application circuit - (1)

V+rise time and C2

Make the time constant (C₂, R) of the reset circuit 10 times as long as the V+rise time. (R: ON-chip resistor, 500 kohm typ.)

- Make the V+rise time shorter (up to 20 ms).
- R1 and C1

Make the R_1 value as small as possible. Make the C_1 value as large as possible according to the backup time calculated, (Fix the R_1 value so that the C_1 charging current does not exceed the power source capacity.)

R₂ and R₃

Make the "H"-level input voltage applied to the PXX pin equal to VDD.

• R4

Fix the time constant of C₂ and C₄ so that C₂ can discharge during the period of time from when V+ gets lower than V+TROM (TR OFF) at the time of instantaneous break until the P_{XX} input voltage gets lower than V_{IL} (because release by reset is not available after the HALT mode is entered by instantaneous break).

R5 and R6

Make V+ (V_{BE} \Rightarrow 0.6V is obtained by R5 and R6) when the reset circuit works (Tr ON) more than (operating V_{DD} min + V_F of diode D1). Observing this note, make V+ as low as possible to provide a reset early enough after power-ON.

Backup time

The normal operation continues with a relatively high current dissipation from when power failure is detected by the P_{XX} until the HALT instruction is executed. Fix the C₁ value so that the standby supply voltage is held during backup time of set + above-mentioned time.

2-1-5. Notes for software design

- Design the program so that port A0 to A2 cannot be used for standby release and port A3 is brought to "H" level at the standby mode.
- Input a standby request to a normal input port other than the PA3 and check by polling this input port twice.

(Example)

BP1	AAA	; 1st polling
RCTL	3	; Interrupt inhibit
BP1	AAA	; 2nd polling
HALT		; Standby

AAA: :

No. 2076-22/29

- 2.2. Sample application 2 where the standby function is used for power failure backup Shown below is a sample application where the program selects between power-ON reset and reset after power is restored.
- D1 Unit (resistance: Ω) v+ 100V AC R1 power source (50)≩ TR 2 VDD Pxx (Note) (SENSE) ٧٥ C1 R2 (~1F) ₹(Ю**0**к) R3 🗲 777 (100k) ¥₽₽ ≩ R (500k) D2 R4 (10k) (TYP) RES <u>⊅</u> ⊂2 R5 (82×) (≯1µF) Vss , TR R6 (12k) (Note) Normal input ports other than PA3
- 2-2-1. Sample application circuit (2) (No instantaneous break in power source) Fig. 2-3 shows a sample application where the standby function is used for power failure backup.



- 2-2-2. Operating waveform in sample application circuit (2)
 - The operating waveform in the sample application circuit in Fig. 2-3 is shown in Fig. 2-4. The mode is roughtly divided as follows: a, Power-ON reset, b. Return from power failure backup.



FXX-

V+TRON: V+ value when TR1 is turned ON/OFF.

Fig. 2-4. Operating waveform - (2) in sample application circuit

No. 2076-23/29

2-2-3. Operation of sample application circuit - (2)

- (a) At the time of power-ON reset
 - The operation and notes are the same as for sample application circuit (1), except that after reset release $P_{XX} = "L"$ is program-detected to decide program start after initial reset.
- (b) Standby initiation
- When one polling regards the P_{XX} input voltage as "L" level, the HALT mode is entered. (c) At the time of return from power failure backup
- After power is restored, a reset occurs, releasing the standby mode. After standby release $P_{XX} = ''H''$ is program-detected, deciding program start after power is restored.
- -- Note --

If power is restored after V_{DD} during power failure backup gets lower than V_{IH} on the P_{XX} , $P_{XX} = "L"$ may be program-detected, deciding program start after initial reset.

2-2-4. Notes for design of sample application circuit -(2)

- R₂ and R₃
- Fix the R₂ value so that $R_2 \gg R_1$ is yielded and fix the R₃ value so that Ig of TR2 is limited. • R₄

There is no severe restriction on the R4 value, but fix it so that C2 can discharge quickly. Other notes are the same as for sample application circuit - (1).

2-2-5. Notes for software design

- Design the program so that port A0 to A2 cannot be used for standby release and port A3 is brought to "H" level.
- Input a standby request to a normal input port other than the PA3 and check by polling this input port once.

(Example)				
AAA:	: BP1 HALT :	AAA	•	Polling Standby	

2-3. Sample application 3 where the standby function is used for power failure backup

2-3-1. Sample application circuit -- (3) (There is an instantaneous break in power source.)
 Fig. 2-5, shows a sample application where the standby function is used for power failure backup.





No. 2076-24/29

2-3-2. Operating waveform in sample application circuit - (3)

The operating waveform in the sample application circuit in fig. 2-5 is shown in Fig. 2-6. The mode is roughly divided as follows: a, Power-ON reset, b, Instantaneous break of main power, C, Return from power failure backup.



Fig. 2-6. Operating waveform in sample application circuit – (3)

2-3-3. Operation of sample application circuit - (3)

(a) At the time of power-ON reset

- The operation and notes are the same as for sample application circuit (2)
- (b) At the time of instantaneous break
 - (i) When the PXX input voltage does not meet VIL (the PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:
 - A reset occurs in the normal mode. After reset release $P_{XX} = "H"$ is program-detected, deciding program start after instantaneous break.
 - (ii) When both of the P_{XX} input voltage and \overline{RES} input voltage do not meet VIL:
 - The program continues running in the normal mode.
 - (iii) When both of the PXX input voltage and RES input voltage meet V11:
 When two pollings do not regard the PXX input voltage as "L" level, the HALT mode is not entered and a reset occurs.
 When two pollings regard the PXX input voltage as "L" level, the HALT mode is entered and after

power is restored, a reset occurs, releasing the standby mode. After standby release $P_{XX} = "H"$ is program-detected, deciding program start after instantaneous break.

(c) At the time of return from power failure backup
 The operation and notes are the same as for sample application circuit -- (2)

No. 2076-25/29

2-3-4. Notes for design of sample application circuit - (3)

• R3

- Bias resistance of TR2
- R7 and R8

Fix the R7 and R8 values so that TR3 is turned ON/OFF at approximately 1.5V of V+. Other notes are the same as for sample application circuit -(1)

2-3-5. Notes for software design

Same as for sample application circuit -(1)

2.4. Notes (1) for providing serial transfer

Notes for providing power failure backup and serial transfer

This application assigns top priority to power failure backup. When power failure backup is provided, serial transfer may not be provided normally.

- (1) When the internal clock is used for the serial clock:
 - Execute the serial transfer start instruction immediately before executing the HALT instruction. If this is done during serial transfer, the power failure backup mode is entered without normal transfer.
- (2) When the external clock is used for the serial clock:

When power failure is detected, it is most prioritized that the HALT mode is entered, providing power failure backup. It is necessary to design an application system where no release signal by serial transfer completion is inputted to the HALT instruction executing cycle and no release signal is inputted during backup.

2-5. Notes (2) for providing serial transfer

Notes for providing HALT and serial transfer for program standby without power failure backup

This application assigns top priority to serial transfer. The following notes for system design must be observed.(1) When the internal clock is used for the serial clock:

Transfer starts when it is ready on both sides. When transfer is not ready on the other side, the HALT instruction is executed to reduce the current dissipation. When transfer is ready, the HALT release signal (RES, PA) causes return from the standby mode, starting serial transfer.

(2) When the external clock is used for the serial clock:

Synchronization must be provided between microcomputers to prevent the HALT instruction and HALT release signal (RSIOEND) from overlapping. When transfer is ready, the serial transfer start instruction is executed and the program is placed in the wait state. The other side adjusts thime so that no overlap occurs between the HALT instruction and transfer completion and starts serial transfer. On completion of transfer, the HALT mode is released and the program is executed with an instruction immediately following the HALT instruction.

No. 2076-26/29

LC6520, LC6522 INSTRUCTION SET

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	ZF CF	Remarks
E CLA Clear AC 1 1 AC O The AC contents are cleared. CLC Clear CF 1 1 0 0 0 1 1 CF O The CF contents are cleared. STC Set CF 1 1 0 0 1 1 CF -0 The CF contents are cleared. STC Set CF 1 1 1 0 0 1 1 CF -0 The CF contents are cleared. CMA Complement AC 1 1 1 AC -(AC) The AC contents are cleared. DEC Decrement AC 0 0 0 1 1 AC -(AC) The AC contents are differed to the E. TAE Transfer AC tell Ó 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th< th=""><th>CF CF ZF CF ZF CF ZF CF ZF CF</th><th>• 1</th></th<>	CF CF ZF CF ZF CF ZF CF ZF CF	• 1
Open to the CP 1 1 1 0 0 0 1 1 CF = -0 The CF contents are cleared. STC Set CF 1 1 1 0 0 1 1 CF = -0 The CF contents are cleared. STC Set CF 1 1 1 0 0 1 1 CF = -1 The CF contents are cleared. CMA Complement AC 0 0 0 1 1 1 C = (ACI + 1) The AC contents are cleared. DEC Decrement AC 0 0 0 1 1 1 AC = (ACI + 1) The AC contents are diffed left through. RAL Rotate AC IeEI O 0 0 1 1 AC = (ACI) The AC contents are diffed left through. TAE Transfer AC Io E 0 0 0 1 1 IAC = (ACI) The AC contents are incremented = 1. TAE Transfer AC Io E 0 0 1 1 IAD = AC(C) The AC contents are incremented = 1. TAE Transfer AC Io E 0	CF ZF ZF CF ZF CF ZF CF ZF CF	
Bit Rote Rote AC 1e11 $0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1$ $1 \ 1$ $AC_0 - (CF) + (CA_{C1})^+$ The AC contents are shifted left through the CF. TAE Transfer AC to E $0 \ 0 \ 0 \ 0 \ 1$ $1 \ 1$ $1 \ (AC_{0-1} - (C+1) + (CA_{C1})^+)^+$ The AC contents are shifted left through the CF. TAE Transfer AC to E $0 \ 0 \ 0 \ 0$ $1 \ 1$ $1 \ 1$ $1 \ (AC_{0-1} - (C+1) + (CA_{C1})^+)^+$ The AC contents are transferred to the E. SMB Increment M $0 \ 0 \ 1 \ 0$ $1 \ 1$ $1 \ 1$ $1 \ (M(DP) - (M(DP)) + 1$ The M(DP) contents are incremented -1. SMB bit Set M data bit $0 \ 0 \ 1 \ 0$ $1 \ 0 \ 1$ $1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0$ $1 \ M(DP) - (M(DP)) + 1$ The M(DP) contents are incremented -1. BMB bit Set M data bit $0 \ 0 \ 0 \ 0$ $1 \ 0 \ 0 \ 0 \ 0$ $1 \ 0 \ M(DP) = B_1B_0 + 0$ $A \ 0 \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$	ZF ZF CF ZF CF ZF CF ZF CF	
Product Rat. Rote AC 1e1 0 0 0 0 1 1 $AC_0 + (CF) + (CA_1)^+$ The AC contents are shifted left through the CF. TAE Transfer AC to E 0 0 0 1 1 $AC_0 + (CF) + (CA_1)^+$ The AC contents are transferred to the E. TAE Transfer AC to E 0 0 0 1 1 1 CC_1 The AC contents are transferred to the E. TAE Transfer AC to E 0 0 1 <	ZF CF ZF CF ZF CF ZF CF	
Bit Rote Rote AC 1e11 $0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1$ $1 \ 1$ $AC_0 - (CF) + (CA_{C1})^+$ The AC contents are shifted left through the CF. TAE Transfer AC to E $0 \ 0 \ 0 \ 0 \ 1$ $1 \ 1$ $1 \ (AC_{0-1} - (C+1) + (CA_{C1})^+)^+$ The AC contents are shifted left through the CF. TAE Transfer AC to E $0 \ 0 \ 0 \ 0$ $1 \ 1$ $1 \ 1$ $1 \ (AC_{0-1} - (C+1) + (CA_{C1})^+)^+$ The AC contents are transferred to the E. SMB Increment M $0 \ 0 \ 1 \ 0$ $1 \ 1$ $1 \ 1$ $1 \ (M(DP) - (M(DP)) + 1$ The M(DP) contents are incremented -1. SMB bit Set M data bit $0 \ 0 \ 1 \ 0$ $1 \ 0 \ 1$ $1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0$ $1 \ M(DP) - (M(DP)) + 1$ The M(DP) contents are incremented -1. BMB bit Set M data bit $0 \ 0 \ 0 \ 0$ $1 \ 0 \ 0 \ 0 \ 0$ $1 \ 0 \ M(DP) = B_1B_0 + 0$ $A \ 0 \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$ $A \ 0 \ 0 \ 0 \ 0$	ZF CF ZF CF ZF CF	
Product Rat Rotate AC entropy CF 0 0 0 0 1 1 $AC_0 + (CF) + (AC_0)^+$ The AC contents are shifted left through the CF. TAE Transfer AC to to E 0 0 0 1 1 1 $CC_0 + (AC_0)^+$ The AC contents are transferred to the E. TAE Transfer AC to to E 0 0 1 <	ZF CF ZF CF ZF CF	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ZF CF ZF CF	
Int Increment 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 M(DP) = (M(DP)) = (M(DP)) The M(DP) contents are incremented +1. DEM Decrement M 0 0 1 1 1 1 M(DP) = (M(DP)) 1 The M(DP) contents are incremented +1. SMB bit Set M data bit 0 0 0 1 0 1 1 1 M(DP) = (M(DP)) 1 A single bit of the M(DP) specified with B1B0 is set. BMB bit Set M data bit 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 0 1 1 AC = (AC) + (M(DP)) Binary addition of the AC contents and the face of the result is stored in the AC contents and the result is stored in the AC contents and the face of the result is stored in the AC contents. In addition of the AC contents and the face of the result is stored in the AC contents. DAA Decimal adjust AC in adjust	ZF CF	
Int Control of the Min C 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 M(DP) = (M(DP)) = (M(DP)) The M(DP) contents are incremented +1. DEM Decrement M 0 0 1 1 1 M(DP) = (M(DP)) 1 The M(DP) contents are incremented +1. SMB bit Decrement M 0 0 0 1 1 1 M(DP) = (M(DP)) 1 The M(DP) contents are incremented +1. SMB bit Set M data bit 0 0 0 1 1 1 M(DP) = (M(DP)) 1 A single bit of the M(DP) specified with B ₁ B ₀ is set. RMB bit Reset M data bit 0 0 1 0 1 0 1 0 1 A contents A single bit of the M(DP) specified with B ₁ B ₀ is set. AD Add M to AC 0 1 0 0 0 0 1 1 AC +(AC) + (M(DP)) Binary addition of the AC contents and the M(DP) contents is fored in the AC. Contents		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		
ADAddMtoAC011000011AC +-(AC) + (M(DP))Binary addition of the AC contents and the result is stored in the AC.ADCAddMIoACWINCF000011AC +-(AC) + (M(DP))Binary addition of the AC. CF contents and the result is stored in the AC.DAADecimal adjustAC11000011AC +-(AC) + (M(DP))Binary addition of the AC. CF contents and the M(DP) contents is performed and the result is stored in the AC.DAADecimal adjustAC1100111AC +-(AC) + 66 is added to the AC contents.DASDecimal adjustAC11001011AC +-(AC) + 1010 is added to the AC contents.DASDecimal adjustAC1101011AC +-(AC) + (M(DP))The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.ANDAndM toAC11111AC +-(AC) + (M(DP))The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.CWOROrM toAC11111AC +-(AC) + (M(DP))The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.CWOROrM toAC11111AC +-(A	ZF CF	1
ADAddMtoAC011000011AC +-(AC) + (M(DP))Binary addition of the AC contents and the MDP) contents is performed and the result is stored in the AC.ADCAddM toAC with CF0000011AC +-(AC) + (M(DP))Binary addition of the AC, CF contents and the result is stored in the AC.DAADecimal adjust AC111011011AC +-(AC) + 66 is added to the AC contents.DASDecimal adjust AC1110110111C +-(AC) + 1010 is added to the AC contents.DASDecimal adjust AC11101111AC +-(AC) + (M(DP))The AC contents and the M(DP) contents.EXLExclusive or M to AC1110111AC +-(AC) + (M(DP))The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.ANDAndM to AC1110111AC +-(AC) + (M(DP))The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.GreenOrM to AC1110111AC +-(AC) + (M(DP))The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.GreenOrM to AC111111AC +-(AC) + (M(DP)) <td< td=""><td></td><td></td></td<>		
ADAddMtoAC011000011AC +-(AC) + (M(DP))Binary addition of the AC contents and the result is stored in the AC.ADCAddMIoACWINCF000011AC +-(AC) + (M(DP))Binary addition of the AC. CF contents and the result is stored in the AC.DAADecimal adjustAC11000011AC +-(AC) + (M(DP))Binary addition of the AC. CF contents and the M(DP) contents is performed and the result is stored in the AC.DAADecimal adjustAC1100111AC +-(AC) + 66 is added to the AC contents.DASDecimal adjustAC11001011AC +-(AC) + 1010 is added to the AC contents.DASDecimal adjustAC1101011AC +-(AC) + (M(DP))The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.ANDAndM toAC11111AC +-(AC) + (M(DP))The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.CWOROrM toAC11111AC +-(AC) + (M(DP))The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.CWOROrM toAC11111AC +-(A	• • •	
ADAddMtoAC011000011AC +-(AC) + (M(DP))Binary addition of the AC contents and the MDP) contents is performed and the result is stored in the AC.ADCAddM toAC with CF0000011AC +-(AC) + (M(DP))Binary addition of the AC, CF contents and the result is stored in the AC.DAADecimal adjust AC111011011AC +-(AC) + 66 is added to the AC contents.DASDecimal adjust AC1110110111C +-(AC) + 1010 is added to the AC contents.DASDecimal adjust AC11101111AC +-(AC) + (M(DP))The AC contents and the M(DP) contents.EXLExclusive or M to AC1110111AC +-(AC) + (M(DP))The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.ANDAndM to AC1110111AC +-(AC) + (M(DP))The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.GreenOrM to AC1110111AC +-(AC) + (M(DP))The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.GreenOrM to AC111111AC +-(AC) + (M(DP)) <td< td=""><td>ZF</td><td></td></td<>	ZF	
ADCAdd M to AC with CF00100011AC $-(AC) + (M(DP))$ and the M(DP) contents is performed and the result is stored in the AC.DAADecimal adjust AC in addition111011011AC $+(AC) + 6$ 6 is added to the AC contents.DASDecimal adjust AC in subtraction111011AC $+(AC) + 6$ 6 is added to the AC contents.DASDecimal adjust AC in subtraction11101011AC $+(AC) + 6$ 6 is added to the AC contents.EXLExclusive or M to AC1110111AC $+(AC) + (M(DP))$ The AC contents and the M(DP) contents in the AC.ANDAnd M to AC1110111AC $+(AC) + (M(DP))$ The AC contents and the M(DP) contents in the AC.OROr M to AC1110111AC $+(AC) + (M(DP))$ The AC contents and the M(DP) contents are aNDed and the result is stored in the AC.CMCompare AC with M1110111CThe AC contents and the M(DP) contents are compared and the CF and ZF are set/reset.CMCompare AC with M1110111CThe AC contents and the M(DP) contents are compared and the CF and ZF are set/reset.CMCompare AC with M1111111 <td< td=""><td>ZF CF</td><td></td></td<>	ZF CF	
DAAIn additionI I I OO I I OIAC (AC) + 0B is added to the AC contents.DASDecimal adjust AC in subtraction1 1 1 01 0 1 011AC (AC) + 010 is added to the AC contents.EXLExclusive or M to AC1 1 1 10 1 0 1111AC (AC) + (M(DP))The AC contents and the M(DP) contents in the AC.ANDAnd M to AC1 1 1 00 1 1 111AC (AC) (M(DP))The AC contents and the M(DP) contents are exclusive.OROr M to AC1 1 1 00 1 0 1111AC (AC) (M(DP))CMCompare AC with M1 1 1 110 1 0 11Image: Compare AC with M1 1 1 110 1 11Image: Compare AC with M0 0 1 01 1 022Image: Compare AC with M0 0 1 01 1 022Image: Compare AC with M0 0 1 01 1 022Image: Compare AC with M0 0 1 01 1 022Image: Compare AC with M0 0 1 01 1 022Image: Compare AC with M0 0 1 01 1 022Image: Compare AC with M0 0 1 01 1 022Image: Compare AC with M0 0 1 01 1 022Image: Compare AC with M0 0 1 01 1 022Image: Compare AC with M0 0 1 01 1 001Image: Compare AC with M0 0 1 01 1 022Image:	ZF CF	
DASin subtractionI I I OI O I OI IAC $\rightarrow (AC) \neq (M(DP))$ The AC contents and the M(DP) contents are exclusive. ORed and the result is stored in the AC.EXLExclusive or M to AC1 1 1 1 00 1 0 11 1 11 AC $\rightarrow (AC) \neq (M(DP))$ The AC contents and the M(DP) contents are exclusive. ORed and the result is stored in the AC.ANDAnd M to AC1 1 1 00 1 1 11 1 AC $\rightarrow (AC) \wedge (M(DP))$ The AC contents and the M(DP) contents are ANDed and the result is stored in the AC.OROr M to AC1 1 1 00 1 0 11 11 AC $\rightarrow (AC) \vee (M(DP))$ The AC contents and the M(DP) contents are Offeed and the result is stored in the AC.CMCompare AC with M1 1 1 11 0 1 11 11 C(M(DP)) + (AC) + 1The AC contents and the M(DP) contents are offeed and the result is stored in the AC.CMCompare AC with M1 1 1 11 0 1 11 11 (M(DP)) + (AC) + 1The AC contents and the M(DP) contents are compared and the CF and ZF are set/reset.Compare AC with0 0 1 01 1 0 02 2Ising (AC) + 1The AC contents and the immediate of the AC.CI dataCompare AC with0 0 1 01 1 0 02 2Ising (AC) + 1The AC contents and the immediate of the AC.	ZF	
EXLExclusive or M to AC11101111AC \leftarrow (AC) \lor [M(DP)]are exclusive-ORed and the result is store in the AC.ANDAnd M to AC1111111AC \leftarrow (AC) \lor [M(DP)]The AC contents and the M(DP) contents are ANDed and the result is stored in the AC.OROr M to AC111111AC \leftarrow (AC) \lor [M(DP)]The AC contents and the M(DP) contents are ORed and the result is stored in the AC.CMCompare AC with M1111111The AC contents and the M(DP) contents are ordered and the result is stored in the AC.CMCompare AC with M1111111The AC contents and the M(DP) contents are compared and the CF and ZF are set/rest.Compare ACwith M1111111The AC contents and the M(DP) contents are compared and the CF and ZF are set/rest.Compare ACwith M111022The AC contents and the mediate are set/rest.Comparison resultCFZF(M(DP))(AC)1000CI dataCompare AC with0011022The AC contents and the immediate are directed	2 F	ļ
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	dZF	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	ZF	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	ZF	
$\frac{1}{2}$ CI data Compare AC with 0 0 1 0 1 1 0 0 2 2 $\frac{1}{3(21+10} + (AC) + 1}$ The AC contents and the immediate		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ZF CF	
CLI data Compare DPL with Immediate 0 1 1 0 2 2 $\{DP_1\} \forall \exists 1_2 \exists 1_3 \exists 1$	ZF	
LI data Load AC with $1 1 0 0 _3 _2 _1 _0 _1 _1 AC - _3 _2 _1 _0$ The immediate data $ _3 _2 _1 _0$ is loaded in the AC.	2+	# 1
S Store AC IO M(DP) (AC) The AC contents are stored in the M(DP)		<u> </u>
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	C. Z.F	
L_{1} [XM data [Coundings AU with Mill U I U I U [U Mi2011Min [I I Z [AU] \rightarrow [M(UP)] [instants are analysis and then the	ZF	The ZF is set/resp according to the result of (OP_H) $= VOM_2M_1M_0$.
$\frac{1}{2}$ then modily DPis with immediate data $\frac{1}{2}$		The ZF is sel/rese according to the OP _H contents at the time of instru

1 12		with immediate data		4		UM2M1M0	contents of (DPH) VOM2m1m0.		1 *0m2m1m0
/store instru	x	Exchange AC with M	1010	0000	1 2	$(AC) \equiv (M(DP))$	The AC contents and the M(DP) contents are exchanged.	ZF	The ZF is set/reset according to the OP _M contents at the time of instruc- tion execution.
Load/s	XI	Exchange AC with M. then increment DP_L	1 1 1 1	1110	1 2	(AC) ≒ (M(DP)) DPL ←(DPL) + 1	The AC contents and the M(DP) contents are exchanged and then the DPL contents are incremented +1.	ZF	The ZF is set/reset according to the result of IDPL +1)
	хo	Exchange AC with M, then decrement DPL	1 1 1 1	1 1 1 1	1 2	(AC) ≒ (M(DP)) DP1 ←(DP1) = 1	The AC contents and the M(DP) contents are exchanged and then the DPL contents are decremented -1.	ZF	The ZF is est/rest according to the result of tOP _L = 11
	RTBL	Read table data from program ROM	0110	0011	1 2	AC.E←ROM (PCh.E.AC)	The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in the AC and E.		

No. 2076-27/29

Instruction code Status flag Remarks Mnemonic Instruc Function Description $D_7 D_6 D_5 U_4 | D_3 D_2 D_1 D_0 | \overset{\frown}{\otimes} \overset{\frown}{\otimes} \overset{\frown}{\otimes}$ affected The DP_H and DP_L are loaded with 0 and the immediate data $1_31_21_10$ respectively. DPн ←0 DP1 ←13121110 LDZ data Load DPH with Zero and , E 000 13 12 11 10 DPL with immediate data respectively Į The DP_H is loaded with the immediate LHI data Load DPH with 0 1 0 0 13121110 1 1 DP∺ ← 13121110 data 13121110. immediate data Dulat Increment DPL IND 1110 1 1 1 0 1 1 DPL ← (DPL) + 1 The DPL contents are incremented +1. ZF Part of the DED 1110 1111 DPL - (OPL) - 1 The DP_L contents are decremented - 1. ZF Decrement DPL TAL The AC contents are transferred to the DPL Transfer AC to DPL 1 1 1 1 0 1 1 1 1 1 DP (~ (AC) pointe TLA The DPL contents are transferred to the AC ZF 1.1 1 0 1 0 0 1 1 1 AC ← (DPL) Transfer DPL to AC The AC contents and the DPH contents an 0 0 1 0 0 0 1 1 1 1 (ACI \$ (DPH) хан Exchange AC with DPH exchanged. The AC contents and the contents of working register At are exchanged. At is assigned one of A_0 , A_1 , A_2 , A_3 execution to tab. 11 10 XAt Exchange AC with working register At XAO (AC) \$ (AO) (AC) = (A1)(AC) = (A2)XAI according to t₁t₀. XA2 XA3 1 1 1 0 1 1 0 0 (AC) ≒(A3) The DP_L contents and the contents of working register Ha are exchanged, Ha is assigned either of H0 or H1 XHa 1 0 0 Exchange DPH with XH0 working register Ha 1 1 1 1 (DPH) \$(HO) хн1 1 1 1 1 1 1 0 0 (DPH) ≒(H1) according to a. The DPL contents and the contents of working register La are exchanged. La is assigned either of LO or L1 according Exchange DPc with ХLэ Wort Instri (DP1)=(L0) XLO working register. La 1 1 1 1 XLI 1 1 1 1 0 1 0 0 1 1 (DPL) =(L1) to e. SFB flag Set flag bit The flag specified with B3B2B1B0 is set. O I O I B3B2B1B0 I I Fn ← I The flags are divided into 4 groups of F₀ to F₀, F₄ to F₁, F₁₂ to F₁₅. To F₁₅ to F₁₅. The ZF is set/reset according to the 4 bits including a single bits sectiled with the immediate dere $B_3B_2B_1B_0$. RFB flag Reset flag bit 0 0 0 1 83B2 B1 Bo The flag specified with B3B2B1B0 is reset. ZF 1 | Fn +-0 Ľ manipulation F ag A jump to the address specified with the PC₁₁ (or PC_{11}) and immediate date $P_{10}P_{9}P_{8}P_{7}P_{8}P_{5}P_{4}P_{3}P_{2}P_{1}P_{0}$ occurs. If the BANK and JMP ingructions are 0 1 1 0 1 PioPo Pe 2 2 PC ← PCii (又はPCii) JMP addr Jump in the current P10P9 P9 P2 P6 P P4 P3 P2 P1 P0 bank P7P6P5P4 P3P2P1P0 executed consecutively, PC11 A jump to the address specified with the contents of the PC whose low-order 8 bits are replaced by the E and AC contents occurs. Jump in the current JP€A 1111 1010 PC7∼0 ←(E.AC) page modified by E and AC Call subroutine in the CZP addr 1 0 1 1 P3P2P1P0 STACK ⊷ (PC)+1 A subroutine in page 0 of bank 0 is called. zero pagé PC11~6,PC1~0 ←0 PC5~2+P3P2P1P0 1 O I O I PicPa Pa P7 P6 P5 P4 P3 P2 P1 Po CAL addr Call subroutine in the STACK -(PC) +2 A subroutine in bank 0 is called. zero bank PCIT~0 ← OPtoPaPaP P6P5P4P3P2P1P0 Ĕ RT Return from subroutine 0 1 1 0 0 0 1 0 1 PC - (STACK) A return from a subroutine occurs, Return from interrupt RTI 00100010 PC +(STACK) A return from an interrupt service routine ZF CF occurs routine CF ZF ← CSF.ZSF Effective only when used immediately bef the JMP instruction. PC11+ (PC11) BANK Change bank 1 1 1 1 1 1 0 1 The bank is changed. If a single bit of the AC specified with the immediate data $t_1 t_0$ is 1, a branch to the address specified with the immediate data $P_2 P_6 P_6 P_4 P_3 P_2 P_1 P_0$ within the same page occurs. 0 1 1 1 0 0 tito 2 2 P7P6P5P4 P3P2P1P0 PC1 ~ 0 - P7 P6P5P4 P3 P2P1P0 Mriemanic is 8A0 to 8A3 according to the value of L BAt addr Branch on AC bit 1 ACt = 1 If a single bit of the AC specified with the immediate data $t_1 t_0$ is 0, a branch to the address specified with the immediate Mnemonic is BNA0 to BNA3 according to the value of c. BNAtaddr Branch on no AC bit 0 0 1 1 0 0 tito 2 2 PC7 ~0 ← P7 P6P5P4 P7 P6 P5 P4 P3 P2 P1 P0 P 3 P 2 P 1 P 0 If ACt = 0data P7P6P5P4P3P2P1P0 within the same page occurs, If a single bit of the M(DP) specified with the immediate data t_1t_0 is 1, a branch to the address specified with the Immediate data $P_76P_6P_4P_3P_2P_1P_0$ within the same 0 1 1 1 0 1 t 1 t 0 2 2 P / P 6 P 5 P 4 P 3 P 2 P 1 P 0 Mnemonic is BMO to GMD according to the value of t. BMI add/ Branch on M bit PC 7 ~0 - P7 P8 P5 P4 P3 P2 P1 P0 $(M(DP, t_1 t_0)) = 1$ 0 0 1 1 0 1 t 1 t 0 2 P 7 P 6 P 5 P 4 P 3 P 2 P 1 P 0 Mnemanic & BNMO to BNM3 according to the value of L. PC7~0 - P7P6P5P4 BNMt addr Branch on no M bit P3 P2 P1 P0 if (M(DP.t 110))=0 Dege occurs. page occurs. If a single bit of port $P(DP_L)$ specified with the immediate data t_1t_0 is 1, a branch to the address specified with the immediate data $P_7P_6P_4P_3P_2P_1P_0$ **Janet** 0 1 1 1 1 0 t 1 0 P) P6 P5 P4 P3 P2 P1 P0 PC1~0 + P1P6P5P4 Mnemonic is BPO to BPO according to the value of t. BP1 addr Branch on Port bit 2 2 P3 P2 P1 P0 (1 (P(DPL tito))=1 within the same of

LC6520C,6520H,6522C,6522H

BNPt addr	Branch on no Port bit		I O tito P3 P2 P1 P0	$\begin{array}{c} PC_{7}\sim_{0} \leftarrow P_{7}P_{6}P_{5}P_{4} \\ P_{3}P_{2}P_{1}P_{0} \\ \text{if } [P(DP_{L}, 1 \text{ it ol})] = 0 \end{array}$	with the immediate data $t_1 t_0$ is 0, a branch to the address specified with the immediate data $P_7P_8P_5P_4P_3P_2P_1P_0$	Mnemanic is BNS BNP3 according t The value of t.
BTM addr	Branch on timer	0 1 1 1 P7P6P5P4	1 1 0 0 P3P2P1P0	$P_3 P_2 P_1 P_0$	within the same page occurs. If the TMF is 1, a brench to the address specified with the immediate data $P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs. The TMF is reset.	TMF
- <u> </u>				then TMF -0		L

No. 2076-28/29

Bytes Cycles affected D7 D6 D5 D4 D3 O2 D1 D0 If the TMF is 0, a branch to the address specified with the immediate data $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs. The TMF is reset. TMP BNTM addr Branch on no time 0 0 1 1 1 1 0 0 2 2 PC7~0 - P7P6P5P4 P7 P6 P5 P4 P3 P2 P1 P0 P3P2PIP0 II TMF = 0then TMF -0 If the EXTF is 1, a branch to the address specified with the immediate data $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs. The EXTF PC7~0 - P7P6P5P4 EXTE 0 1 1 1 1 1 0 1 2 2 Bi addr Branch on interrupt $P_3P_2P_1P_0$ If EXTE = 1 P7 P6 P5 P4 P3 P2 P1 P0 ihen EXĭF ⊷O is reset. If the EXTF is 0, a branch to the address specified with the immediate data $P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs. The EXTF 0 0 1 1 1 1 0 1 2 2 PC 7-0 - P7P6P5P4 P7P6P5P4 P3P2P1P0 P3P2P1P0 EXTE BNI addi Branch on no interrup P3P2P1P0 I E X T F = 0then EXTF ←0 is reset. If the CF is 1, a branch to the address specified with the immediate data $P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs. PC7~0 + P7P6P5P4 0 1 1 1 1 1 1 2 2 BC addr Branch on CE P7 P6 P5 P4 P3 P2 P1 P0 P3 P2 P1 P0 If CF == 1 writin the same page occurs. If the CF is 0, a branch to the address specified with the immediate data $P_{P_0}^{P_0}P_1^{P_0}P_2^{P_1}P_0$ within the same page occurs. If the 2F is 1, a branch to the address specified with the immediate data $P_{P_0}^{P_0}P_2^{P_1}P_2^{P_1}P_0$ within the same page occurs. PC 7 -0 - P7 P6 P5 P4 0011111122 BNC addr Branch on no CF P7 P6 P5 P4 P3 P2 P1 P0 P3 P2 P1 P0 If CF =O PC7 ~0 ~ P7 P6 P5 P4 BZ addr Branch on ZF 0111111022 P1 P6 P5 P4 P3 P2 P1 P0 P3P2P1P0 immediate data $P_{PG}^{*}F_{G}^{*}A_{2}^{*}P_{1}^{*}P_{0}$ within the same page occurs. If the ZF is 0, a branch to the address specified with the immediate date $P_{PG}^{*}P_{G}^{*}A_{2}^{*}P_{2}^{*}P_{1}^{*}Q$ within the same page occurs. d ZF = 1 0 0 1 1 1 1 1 0 2 PC 7 ~ 0 - P 7 P6 P5 P4 BNZ addr Branch on no ZF 12 P3P2P1P0 P7 P6 P5 P4 P3 P2 P1 P0 if ZF = 0within the same page occurs. (if the flag specified with the immediate data $n_3n_2n_1n_0$ is 1, a branch to the address specified with th immediate data $P_7B''_5P_4P_3P_2P_1P_0$ within the same page occurs. Mnemonic is BFO to BF15 according to the value of n. 1 1 0 1 n3n2n1n0 2 2 PC 7~0 + P7P6P5P4 P7P6P5P4 P3P2P1P0 P3P2P1P0 P3P2P1P0 BEn addi Branch on Hag bil vith the A = En = 1within the same page occurs. If the flag bit of the 16 flags specified with the immediate data $n_3n_3n_1n_0$ is 0. a branch to the address specified with the immediate data $P_3P_8P_8P_4P_9P_1P_0$ within the man name occurs. 1 0 0 1 ngngnino 2 2 P/P6P5P4 P3P2P1P0 Mnemonic is BNF0 to SNF15 according to the value of n. PC7 0 ← P7 P6 P5 P4 BNFn addi Branch on no flag P3 P2 P1 P0 bit $H = E_0 = 0$ within the same page occurs Port P(DPL) contents are loaded in the AC. ZF 0 0 0 0 1 1 0 0 1 1 $AC \leftarrow (P(DP_U))$ Input port to AC The AC contents are outputted to port P(DPL). Output AC to port 0 1 1 0 0 0 0 1 1 1 P(DP_C) ←(AC) A single bit in port P(DPL) specified with When this inBruction is executed, the E contents are distroyed. 0 0 0 0 0 1 B1 B0 1 2 P(DPL B1B0)+1 SPB but Set port bit the immediate data B₁8_D is set.

0 0 1 0 0 1 B1B0 1 2 P(DPLB1B0) ←0

2

0 0 1 0 1 1 0 0 1 0 0 0 B3B2B1B0

0 0 1 0 1 1 0 0 1 0 0 1 B3B2B1B0

1 1 1 1 0 1 1 0

000000000

*1

1001

1 1 1 1

LC6520C,6520H,6522C,6522H

Function

Instruction code

Instruct

Branch

۱P

OP

RPB bit

SCTL bit

RCTL bit

WITM

HALT

NOP

Reset port bit

bil(3)

bit(S)

Halt

Write timer

No operation

Set control register

Reser control register

SUO

Ē

Input/Outpu

č

į

ð

Mnemonic

If the CLA instruction is used consecutively in such a manner as CLA, CLA, ----,

All operations stop.

the first CLA instruction only is effective and the following CLA instructions are changed to the NOP instructions. This is also true of the LI instruction.

A single bit in port P(DPL) specified with ZF

the immediate data 8 180 is reset.

The bits of the control register specified with the immediate data $B_3 B_2 B_1 B_0$ are set.

The bits of the control register specified with the immediate data $B_3B_2B_1B_0$ are reset.

No operation is performed, but 1 machine cycle is consumed.

The E and AC contents are loaded in the TMF timer. The TMF is reset.

■ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

CTL +(CTL) V

CTL -(CTL) A

TM+(E).(AC) TMF ←0

Hali

1 1 No operation

B3 B2 B1 B0

B3 B2 B1 B0

- Anyone purchasing any products described or contained herein for an above-mentioned use shall: ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or

litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

No. 2076-29/29

Status flag

Description

Remarks

hen this instruction is executed, the E contents are destroye

Only when all pins of port PA are set at L, stop.

ZF