		CMOS LSI
	No. 2412A	LC6568D, 6568H
SANYO		8K-Byte ROM-Contained Single-Chip 4-Bit Microcomputers with FLT/LED Drivers, Comparator Input

The LC6568D/H are single-chip 4-bit microcomputers that contain an 8K-byte ROM, 1K-bit RAM, and have 64 pins. The LC6568D/H have 57 pins for ports – 28 pins for 7 input/output common ports, 21 pins for 6 output ports, and 8 pins for 2 input ports. The LC6568D/H have specific ports that are used to provide the interrupt function, 4-bit/8-bit serial input/output function and burst pulse output function. Each of the 28 pins for input/output common ports contains a driver with a withstand voltage of 15V max. and a drive current of 15mA max. and each of the 21 pins for output ports contains a high-voltage output driver of the P-channel open drain type. Since the high-voltage output driver can be used as general-purpose high-current driver as well as fluorescent tube driver, the LC6568D/H can be also widely used in applications where no fluorescent display is provided.

The LC6568D/H are the same as our LC6500 series in the basic architecture of the CPU and the instruction set, but are made more powerful in the stack level and also made easier-to-use in the standby function.

Features

Ordering number: EN2412A

- Instruction set with 81 Instructions (Common to the LC6500 series)
- On-chip 8192-byte ROM, 1024-bit RAM
- Instruction cycle time: 2.77 μ s (D version, V_{DD} = 4 to 6V)
 - 0.92 μ s (H version, V_{DD} = 4.5 to 6V)
- Serial input/output interface x 1 (4 bits/8 bits program-selectable)
- I/O ports: 57 pins in all

-	no porcar or prins in an	
	Input ports	8 pins
	Input/output common ports	28 pins: 15V max., 15mA max., LED drivable, pull-up resistance option available
	Output ports	21 pins: VDD-45V withstand voltage, FLT drivable, common with general-purpose
		output, pull-down resistance option available

For ports C, D, output (H or L) during reset may be specified portwise by option.

Output level during reset:

- Interrupt function
 - Timer interrupt: 1 line
- INTO to 3 pin or serial I/O interrupt: 1 line
- Stack level: 8 levels (Common with interrupt)
 Timer: 4-bit prescaler +8-bit programmable timer
- Timer, +-bit presearer +0-bit programmable timer
- Burst pulse (64 x cycle time, dury 50%) output function
- Oscillator option
- Circuit mode: Ceramic resonator mode, RC mode, external clock mode (384kHz to 4.33MHz) Predivider option: 1/1, 1/3, 1/4
- Standby function: Standby function provided by the HALT instruction. Provides the function to absorb the OSC stabilizing time in the ceramic resonator mode.
- Supply Voltage: 4 to 6V (D version)
- 4.5 to 6V (H version)
- Package: DIP 64 shrink type, QIP64A
- Evaluation LSI: LC6595 (Evaluation chip) + EVA800-TB6568 (Evaluation chip board), LC65PG68 (Piggyback)
- 4-channel comparator input
- 4-channel external interrupt input (1 vector)

SANYO Electric Co., I.td. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

9071JN/3307KI, TS No.2412-1/31

Development Support Tools

.

·

The following development tools are available.

1. Document support	(1) Documentation LC6568 (Jser's Manual
	(2) Development Tools User	's Manual, EVA800-LC6568
2. Software support	(1) MS-DOS (Note) for the h	ost system and cross-assembler software
	i. Host processor contro	ol program
	ii. LC65S.EXE cross ass	sembler
3. Hardware support	(1) Evaluation chip:	LC6595
	(2) Piggyback microcompute	r: LC65PG68
	(3) Emulator:	EVA-800 or EVA-850 emulator and evaluation boards



Fig. 1 Appearance of Development Support System



Fig. 2 Piggyback (For Program Evaluation)

(Note) MS-DOS is a registered trademark of Microsoft Corporation

No. 2412-2/31

	n	-		ΔE	0011
LU	ບວ	68	υ.	60	68H
			-,		

Pin Assignment



OSC1, OSC2	: C, R, or ceramic resonator osc	illator for OSC
PA0 to 3	: Port for input only	A0-3
PB ₀ to 3	: Port for input only	B ₀₋₃
PC0 to 3	: Input/output common port	C0.3
PD0 to 3	: Input/output common port	D0.3
PE0 to 3	: Input/output common port	E0-3
PF0 to 3	: Input/output common port	F0.3
PG ₀ to 3	: Input/output common port	G0.3
PHO	: Input/output common port	Ho
PI0 to 3	: Input/output common port	10.3
PJO to 3	: Input/output common port	J0-3
PK0 to 3	: Port for output only	K0-3
PLO to 3	: Port for output only	L0-3
PMO to 3	: Port for output only	M0-3
PN0 to 3	: Port for output only	N0-3
PO ₀ to 3	: Port for output only	00-3
PPO	: Port for output only	PO
SI	: 4-bit/8-bit serial input port	
SO	: 4-bit/8-bit serial output port	
SCK	: Input/output for serial clock	
INT ₀ to 3	: Interrupt request input	
Vp	: Vp pin	
RES	: Reset	
TEST	: Test	
CMPA	: Comparator A input pin	
CMPB1 to 3	: Comparator B1 to 3 input pin	S
REFA	: Comparator A reference voltage	
REFB	: Comparator B reference voltage	je input pin







Package Dimensions 3057-Q64AIC (unit: mm)





No. 2412-3/31

System Block Diagram



RAM	: Data memory	ROM	: Program memory
F	: Flag	PC	: Program counter
WR	: Working register	INT	: Interrupt control
AC	: Accumulator	IR	: Instruction register
ALU	: Arithmetic and logic unit	I.DEC	: Instruction decoder
DP	: Data pointer	CF, CSF	: Carry flag, carry save flag
E	: E register	ZF, ZSF	: Zero flag, zero save flag
CTL	: Control register	EXTF	: External interrupt request
OSC	: Oscillator	TMF	: Internal interrupt request
ТМ	: Timer	INTF	: Interrupt request flag
STS	: Status register	INTEN	: Interrupt enable flag

(Note) SI, SO, SCK: Common to PF0 to PF2

INT₀ to INT₃: Common to PB₀ to PB₃ REFA, CMPA or Pl₂, Pl₃ port: Option-selectable REFB, CMPB₁ to CMPB₃ or PJ₀ to PJ₃ port: Option-selectable

No, 2412-4/31

Pin Description

•

Pin Name	Pins	1/0	Functions	Options	During Reset
V _{DD} Vss	1	_	Power supply	_	
OSC1 OSC2	1	Input Output	 Pin for externally connecting R, C or a ceramic resonator for system clock generation. For the external clock mode, the OSC2 pin is open. 	 External clock input 2-pin RC OSC 2-pin ceramic resonator OSC Predivider option No predivider 1/3 predivider 1/4 predivider 	-
PA0 PA1 PA2 PA3	4	Input	 Input port A₀ to 3 (Low-threshold input) 4-bit input (IP instruction) Single-bit decision (BP, BNP instructions) 		-
PB ₀ /INT ₀ PB ₁ /INT ₁ PB ₂ /INT ₂ PB ₃ /INT ₃	4	Input	 Input port Bg to 3 4-bit input (IP instruction) Single-bit decision (BP, BNP instructions) Standby is controlled by the PB3. The PB3 pin must be free from chattering during the HALT instruction execution cycle. PB0 to 3: Common with INT0 to 3 Program-selectable (1 interrupt vector, 4 senses) 	_	 Individual interrupt flag (INTOl to INT3F): Reserved to INT3F): Reserved to Individual interrupt enable flag (INT0EN to INT3EN): Disable mode
PC0 PC1 PC2 PC3	4	Input/ Output	 Input/output common port C0 to 3. 4-bit input (IP instruction) 4-bit output (OP instruction) Single-bit decision (BP, BNP instructions) Single-bit set/reset (SPB, RPB instructions) Output ("H" or "L") during reset may be specified by option. 	 (1) Open drain type output (2) With pull-up resistance (3) Output during reset: "H" (4) Output during reset: "L" (1), (2): Specified bit by bit. (3), (4): Specified in a group of 4 bits. 	 "H" output "L" output (Option-select- able)
PD0 PD1 PD2 PD3	4	Input/ Output	 Input/output common port D0 to 3. The functions, options are the same as for the PC0 to 3. 	Same as for the PCO to 3.	Same as for the PC to 3.
PE0 PE1 PE2 PE3	4	Input/ Output	 Input/output common port Eg to 3. 4-bit input (IP instruction) 4-bit output (OP instruction) Single-bit decision (BP, BNP instructions) 	 Open drain type output With pull-up resistance (2): Specified bit by bit. 	"H" output

Single-bit set/reset (SPB, RPB instructions) • PEO: With burst pulse (64Tcyc) output function	
--	--

Continued on next page.

No. 2412-5/31

Continued from preceding page.

Pin Name	Pins	1/0	Functions	Options	During Reset
PF ₀ /SI PF ₁ /SO PF ₂ /SCK	3	Input/ Output	 Input/output port F0 to 2 The functions, options are the same as for the PE0 to 3. However, no burst pulse output function is provided. PF0 to 2: Also used for serial interface. Program-selectable. S1: Serial input port S0: Serial output port SCK: Serial clock input/output 	Same as for the PEO to 3.	Sample as for the PE0 to 3. Serial port: Disable
PG ₀ PG1 PG2 PG3	4	Input/ Output	 Input/output common port G0 to 3. The functions, options are the same as for the PE0 to 3. However, no burst pulse output function is provided. 	Same as for the PEO to 3.	Same as for the PE0 to 3.
PHO	1	Input/ Output	 Input/output common port H₀. The functions, options are the same as for the PG₀ to 3. This port consists of a single bit. 	Same as for the PG ₀ to 3.	Same as for the PGg to 3.
PI0 PI1 PI2/REFA PI3/CMPA	4	Input/ Output		Same as for the PGO to 3.	Same as for the PG(to 3.
	2	Input	Comparator input option selected mode REFA: Comparator reference voltage input CMPA: Comparator input		
PJ ₀ /REFB PJ ₁ /CMPB1 PJ ₂ /CMPB ₂ PJ ₃ /CMPB ₃	4	Input/ Output	 Input/output common port J0 to 3. (Port input/output option selected mode) The functions, options are the same as for the PG0 to 3. 	Same as for the PG _O to 3.	Same as for the PG(to 3.
	4	Input	 Comparator input option selected mode REFB: Common reference voltage input for CMPB1 to 3 CMPB1 to 3: Comparator input 4-bit input together with CMPA (BANK IP) Single-bit decision (BANK BP, BNP) (at DPL = 9) 		

(at DPL = 9)	
	Continued on next page.

No. 2412-6/31

.

Continued from preceding page.

Pin Name	Pins	1/0	Functions	Options	During Reset
РК <u>0</u> РК1 РК2 РК3	4	Output	 Output port K₀ to 3 (Segment driver output) 4-bit output (OP instruction) Single-bit decision (BP, BNP instructions) Single-bit set/reset (SPB, RPB instructions) 	 (1) Open drain type output (2) With pull-down resistance (1), (2): Specified bit by bit. 	"L" output
PL0 PL1 PL2 PL3	4	Output	 Output port L₀ to 3 (Segment driver output) The functions, options are the same as for the PK₀ to 3. 	Same as for the PK ₀ to 3.	Same as for the PK0 to 3.
PM0 PM1 PM2 PM3	4	Output	 Output port M₀ to 3 (Digit driver Output) The functions, options are the same as for the PK₀ to 3. 	Same as for the PK ₀ to 3.	Same as for the PK0 to 3.
PN ₀ PN1 PN2 PN3	4	Output	 Output port N₀ to 3 (Digit driver output) The functions, options are the same as for the PK₀ to 3. 	Same as for the PKŋ to 3.	Same as for the PK0 to 3.
PO ₀ PO ₁ PO ₂ PO ₃	4	Output	 Output port O₀ to 3 (Digit driver output) The functions, options are the same as for the PK₀ to 3. 	Same as for the PK0 to 3.	Same as for the PK0 to 3.
PP ₀	1	Output	 Output port P0 (Digit driver output) The functions, options are the same as for the PK0 to 3. This port consists of a single bit. 	Same as for the PKŋ to 3.	Same as for the PK0 to 3.
RES	1	Input	 System reset input For power-up reset, "L" level is applied for 4 clock cycles or more. 	_	_
TEST	1	Input	LSI test pin Normally connected to VSS	— .	-
Vp	1		Power supply pin for pull-down resistance		_

No. 2412-7/31

Predivider Option

Option Name	Circuit	Conditions, etc.
1. No predivider	OSC circuit Dosc circuit Timing generator	 Applicable to all of 3 OSC options. The OSC frequency, external clock do not exceed 1444 kHz. {LC6568D} The OSC frequency, external clock do not exceed 4330 kHz. (LC6568H) Refer to Table of OSC, Predivider Option (Table 2).
2. 1/3 predivider	□	 Applicable to only 2 options of external clock, ceramic resonator OSC. The OSC frequency, external clock do not exceed 4330 kHz. Refer to Table of OSC, Predivider Option (Table 2).
3. 1/4 predivider	losc <u>fosc</u> bigging big bigging bigging bigging bigging bigging bigging bigging biggin	 Applicable to only 2 options of external clock, ceramic resonator OSC. The OSC frequency, external clock do not exceed 4330 kHz. Refer to Table of OSC, Predivider Option (Table 2).

No. 2412-8/31

Oscillator Circuit Option

Option Name	Circuit	Conditions, etc.
1. External Clock		 Input: Schmitt type.
2. 2-pin RC OSC	Cext OSC1	• Input: Schmitt type,
3. Ceramic Resonator OSC	Cramic R resonator OSC2	

(Note) High-speed version: Ceramic resonator OSC option or external clock option only

Options of Ports C, D Output Level during Reset

For input/output common ports C, D, either of the following two output levels may be selected in a group of 4 bits during reset by option.

Option Name	Conditions, etc.
1. Output during reset: "H" level	All of 4 bits of ports C, D
2. Output during reset: "L" level	All of 4 bits of ports C, D

Options of Port Output Configuration

For each input/output common port, either of the following two output configurations may be selected by option (bitwise).

Option Name	Circuit	Applicable Ports
1. Open drain type output		Ports C, D, E, F, G, H, I, J
-		Ports K, L, M, N, O, P
2. Output with pull-up resistance		Ports C, D, E, F, G, H, I, J (Note) Not applicable to PI2/REFA, PI3/CMPA, PJ0/REFB, PJ1 to 3/CMP1 to 3 ports at the com- parator input function option selected mode
3. Output with pull-down resistance		Ports K, L, M, N, O, P

No. 2412-9/31

Port input/output Option Comparator input

- For six ports of PI2/REFA, PI3/CMPA, PJ0/REFB, PJ1/CMPB1, PJ2/CMPB2, PJ3/CMPB3, either of the two options - port input/output, comparator input - may be selected. (Note)
- Selection between port input/output and comparator input may be made in bit units.
 - (a) Port input/output
 - (b) Comparator input



(Note) Selection of option for PI3/CMPA provides automatic selection of option for PI2/REFA. Selection of option for PJ1/CMPB1, PJ2/CMPB2, PJ3/CMPB3 provides automatic selection of option for PJ0/REFB.

No, 2412-10/31

C6568D		V++ - 0V				
Absolute Maximum Ratings/		VSS = 0V		min	typ max	
Maxumum Supply Voltage	VDD max		VDD	-0.3	+7.0	
Output Voltage	VO(1)		OSC2	Allowable	up to voltage	3
					generated	L
	VO(2)		Port K, L,	VDD45	V _{DD} +0.3	3
	,		M, N, O, PO			
Input Voltage	VI(1)		OSC1 (Note	1) -0.3	V _{DD} +0.3	3
	,		TEST, RES	•	00	
	VI(2)		Port A, B	-0.3	+15	
	V ₁₍₃₎			V _{DD} -45	V _{DD} +0.3	
Input/Output Voltage			Port of OD t		+15	
input/Output voltage	VIO(1)				+15	,
			(Port C, D, E	,		
			Fo to F2, G,			
			H ₀ , I, J)			
	VIO(2)		Port of PU ty		V _{DD} +0.3	3
			(Port C, D, E	,		
			F0 to F2, G,			
			H ₀ , I, J)			
Peak Output Current	OP(1)		Port C, D, E,	-2	+15	ċ
			Fg to F2, G,			
			H ₀ , I, J			
	OP(2)		Port K, L	-10	0)
	OP(3)		Port M, N, O		Ő	
	01 (0)		Po	•••	-	
Allowable Power Dissipation	P. may	$T_a = -30 \text{ to } +70^{\circ} \text{C}$	DIP 64S		600	h
	0 1100		QIP 64		430	
o	_		211 04	~ ~		
Operating Temperature	Topr			-30	+70	
Storage Temperature	Tstg	.		-55	+125	
Average Output Current	^I OA(1)	Per pin over the period of	Port C, D, E,		+15	õ
		100msec.	F _O to F ₂ , G,	н _О ,		
			I, J			
	IOA(2)	Per pin over the period of	Port K, L	10	0)
		100msec.				
	OA(3)	Per pin over the period of	Port M, N, O	, —30	0)
	0, ((0))	100msec.	Po	-		
	$\Sigma IOA(1)$	Total current of PCo to 3,		-30	+50)
	04(1)	PDo to 3, PEo to 3				
		(Note 2)				
	$\Sigma IOA{2}$	Total current of PFO to 2,		-30	+50	n
	UA(2)	PG0 to 3, PH0, Pl0 to 3,		-50	100	1
	•	PJ ₀ to 3 (Note 2)				
	S I			50	•	_
	$\Sigma IOA(3)$	Total current of PK0 to 3,	1.11	-50	0	J
		PLo to 3, PMo to 3				
	-	(Note 2)				_
	$\Sigma IOA(4)$	Total current of PN ₀ to 3,		-50	0	נ
		PO ₀ to 3, PP ₀ (Note 2)				
Allowable Operating Conditi	ions/Ta =3	30 to +70°C, VSS = 0V, VDD	=4.0 to 6.0V			
	unless c	otherwise specified		min	typ max	x
Operating Supply Voltage	VDD		VDD	4.0	6.0	
Standby Supply Voltage	VST	RAM, register hold(Note 3)	VDD	1.8	6.0	
			Port A	1.9	+13.5	
	VIH(1)					
"H"-Level Input Voltage	VIH(1) VIH(2)	Outout Nch Tr OFF				5
	VIH(1) VIH(2)	Output Nch Tr OFF	Port of OD	0.7VDD	+13.5	5
		Output Nch Tr OFF	Port of OD type	0.7V _{DD}		5
		Output Nch Tr OFF Output Nch Tr OFF	Port of OD	0.7V _{DD}		



.____

Continued from preceding page.

LC6568D				min	typ max	u
"H"-Level Input Voltage	VIH(5)	Output Nch Tr OFF	SCK, SI of PU type	0.8V _{DD}	VDD	
	VIH(6)	Fig. 7		V _{DD} –0.5	+13.5	
	ViH(7)	Fig. 7	Low Vt input circuit	0.5V _{DD}	+13,5	
	Vuures	Fig. 3 VDD: 1.8 to 6.0V	of Port B3	0.8V _{DD}	Vaa	
	VIH(8) VIH(9)	Fig. 3 VDD: 1.8 to 0.0V	PB0 to 2, INT0 to 3	0.8VDD 0.8VDD	V _{DD} +13,5	
	VIH(10)	External clock mode	OSC1	0.8V _{DD}	VDD	
"L"-Level Input Voltage	VIL(1)		PA0 to 3	VSS	+0.5	
	VIL(2)		PC to PJ, TEST	VSS	0.3V _{DD}	
	VIL(3)		PB0 to 2 SCK, SI,	v_{SS}	0.25V _{DD}	
	Maria		INT ₀ to 3	Vaa	0.051/	
	VIL(4)	Fig. 7	RES PB3	VSS VSS	0.25∨ _{DD} 0.9	
	VIL(5) VIL(6)	Fig. 7 V _{DD} : 1.8 to 6.0V	PB3	VSS VSS	0.3	
	VIL(6) VIL(7)	External clock mode	OSC1	VSS	0.25V _{DD}	
Operating Frequency	fop		OSC1	384	1444	
(Cycle Time)	(TCYC)		OSC2	(10.4)	(2.77)	
Ceramic Resonator Oscillati Constants			OSC1 OSC2	See Fig.	1, Table 1.	
External Clock Conditions						
Frequency ''H''-Level/''L''-Level Claste Duise Witte	^f EXT ^t EXTH/te	XTL	OSC1 (Fig. 4 OSC1 (Fig. 4		able 2.	
Clock Pulse Width Rise/Fall Time	tEXTR/te	WTF.	OSC1 (Fig.	A \	30	
2-pin RC Oscillation External Capacitance	СЕХТ	2016	_	7, 2 (Fig. 9) 22		
External Resistance	REXT			2 (Fig. 9) 22 2 (Fig. 9) 6		
		0		2 (119,0, 0	0-170	
	a = -30 to + nless otherw	70°C, V _{SS} =0V, V _{DD} =4.0 t ise specified	:o 6.0V	min	typ max	
"H''-Level Input Current	^I IH(1)	Output Nch Tr OFF	Port of OD		+5.0	
·		(Including OFF leakage current of Nch Tr) V _{IN} =+13.5V	(Port C to J Port A, B			
	⁽ 1H(2)	Output Nch Tr OFF (Including OFF leakage	Port of PU 1 (Port C to J		+1.0)
		current of Nch Tr)	OSC1	ook model		
"L"-Level Input Current	lu /•>	VIN=VDD Output Nch Tr OFF	(External cl Port of OD			
	∟(1)	V _{IN} =V _{SS}	(Port C to J Port A, B OSC1)		
	L(2)	Output Nch Tr OFF VIN=VSS	(External cl Port of PU 1 (Port C to J	type -1.3	-0.35	
	IL(3)	VIN=VSS VIN=VSS	RES	, —45	-10	
"H"-Level Output Voltage	VOH(1)	νης=-50μA	Port of PU		.~	
	· 0 (1)			.00		

	VOH(2)	IOH≃–3mA	type (Port C to J) Port K, L VDD-1.8	v
	VOH(3)	IOH=-15mA	Port M, N, V _{DD} -1.8 O, P _D	V
			Continued or	next page.
· · · · · · · · · · · · · · · · · · ·	-		. No	0. 2412-12/31

Continued from preceding page.

LC6568D				min	* 1.05		
"L"-Level Output Voltage	VOL(1)	IOL=10mA, Other ports: ∑IOLmax	Port C, D, E, F0 to F2, G, H0, I, J		typ	max 1.5	unit . V
	VOL(2)	IOL=2mA, Each port: IOL=2mA	Port C, D, E, F ₀ to F ₂ , G, H ₀ , I, J			0.5	v
	VOL(3)	Vp=—35V, Output Pch Tr OFF Output open	Port of PD type (Port K to P)			-33	V
Output OFF Leakage Current	OFF(1)	Output Pch Tr OFF VOUT=VDD	Port of OD type (Port K to P)			+30	μA
	OFF(2)	Output Pch Tr OFF VOUT=VDD-40V	Port of OD type (Port K to P)	-30			μΑ
Hysteresis Voltage	VHYS		RES, INTO to 3 SCK, SI, OSC1 of Schmitt type (Note 5)	0.1	VDD		V
Pull-up Resistance	Rpp	V _{DD} : 5.0V	Port of PU type (Port C to J)		14		kΩ
Pull-down Resistance	RPD	V _{DD} : 5.0V	Port of PD type (Port K to P)	50		200	kΩ
Current Dissipation	Operation	mode, Output Nch Tr, Pch Tr	•				
2-Pin RC Oscillation Mode		Fig. 9 f _{osc} =750kHz (typ)	VDD		2.5	8	mA
Ceramic Resonator		Fig. 1 4MHz, 1/3 predivider	VDD		8	15	mA
Oscillation Mode	DDOP(3)	Fig. 1 4MHz, 1/4 predivider	VDD		8	15	mA
			VDD		6.5	14	mA
		Fig. 1 3MHz, 1/4 predivider	VDD		6.5	14	mA
	DDOP(6)		VDD		1.0	4.5	mA
		Fig. 1 800kHz	VDD		2.0	6	mA
External Clock Mode	IDDOP(8)	384kHz to 1444kHz, 1/1 predivider	VDD		3.5	9	mA
	,	1152kHz to 4330kHz, 1/3 predivider	VDD		8	15	mA
		1536kHz to 4330kHz, 1/4 predivider	VDD		8	15	mA
Standby Mode	DDST	VIN=VDD Output Nch Tr OFF Output Pch Tr OFF Output pin open			0.05	10	μΑ
Ceramic Resonator Oscillatio							
Oscillation Frequency	fCFOSC	1/1 (10µs) 400K	OSC1, OS2	392	400	408	kHz
	(Note 4)	1/1 (5µs) 800K	(Fig. 1) OSC1, OSC2 (Fig. 1)	784	800	816	ƙНz
		1/3 (4µs) 3M 1/4 (5.33µs)	OSC1, OSC2 (Fig. 1)	2.94	3	3.06	MHz
		1/3 (3μs) 4M 1/4 (4μs)	OSC1, OSC2 (Fig. 1)	3.92	4	4.08	MHz
Oscillation Stabilizing	tCFS	····				10	ms
Period	0.0						
RC Oscillation							
Oscillation Frequency	fCRS	1/1 predivider Cext=220pF±5%	OSC1, OSC2 (Fig. 9)	554	750	1235	kHz

Oscillation Frequency fCRS 1/1 predivider OSC1, OSC2 554 750 1235 kHz Cext=220F±5% (Fig. 9) Rext=6.8kΩ±1% Pin Capacitance CP f=1MHz 10 pF Other than pins to be tested: VIN=VSS

No. 2412-13/31

LC6568D

4. Serial Interface Characteristi		^r , T _a = -30°C to +70°C, OV to 6.0V unless otherwise s	epcified	min typ max	unit
Serial Clock		•••••••••••••••••••••••••••••••••••••••		typ that	
Input Clock Cycle Time	tCKCY(1)	Fig. 5	SCK	3.0	μs
Output Clock Cycle Time	tCKCY(2)	Fig. 5	SCK	64 × TCYC	μs
Input Clock "'L''-Level Pulse Width	tCKL(1)	Fig. 5	SCK	1,0	μs
Output Clock ''L''-Level Pulse Width	tCKL(2)	Fig. 5	SCK	32 × ^T CYC	μs
Input Clock ''H''-Level Pulse Width	tCKH(1)	Fig. 5	SCK	1.0	μs
Output Clock ''H''-Level Pulse Width	tCKH(2)	Fig. 5	SCK	32 × TCYC	μs
Serial Input					
Data Setup Time	^tICK	Specified for ↑ of SCK, Fig. 5	SI	0.5	μs
Data Hold Time	^t CKI	Specified for ↑ of SCK, Fig. 5	SI	0.5	μs
Serial Output					
Output Delay Time	ţСКО	Specified for ↓ of SCK, Nch OD only: External 1kohm, external 50pF Fig. 5	SO	0.5	μs
Pulse Output					
Period	TPCY	Fig. 6	PEO	64 x TCYC	μs
"H"-Level Pulse Width	tPH (TCYC=4 x System clock	PEO	32 x TCYC±10%	μs
"L"-Level Pulse Width	tPL	period, Nch OD only: External 1kohm, external 50pF	PEO	32 x T _{CYC} ±10%	μs

5. Comparator Characteristics/V_{SS} = 0V, $T_a = -30^{\circ}C$ to +70°C, $V_{DD} = 4.5V$ to 6.0V unless otherwise specified

	unless otherwise specified			min	typ	max	unit
Comparator Characteristics Input Voltage Range Response Speed Offset Voltage	Vcmin T _{RS} VOFS	100mV overdrive mode VCMIN=VSS+1.0V to VDD1.5V	PI3, PJ1 to 3	V _{SS} +1.0	∨ _D ±20	0D-1.5 50 ±100	V µs mV

(Note 1) When oscillated internally under the oscillating conditions in Fig. 1, up to the oscillation amplitude generated is allowable.

(Note 2) Average over the period of 100msec.

- (Note 3) Operating supply voltage V_{DD} must be held until the standby mode is entered after the execution of the HALT instruction.
 - The PB3 pin must be free from chattering during the HALT instruction execution cycle.

(Note 4) fCFOSC represents an oscillatable frequency.

- (Note 5) The OSC1 becomes the Schmitt type when the OSC option is the 2-pin RC OSC or external clock OSC.
- (Note 6) When mounting the QIP version on the board, do not dip it in solder.

No. 2412-14/31



4 MHz (Murata)	C1	33pF ± 10%
CSA4.00MG	C2	33pF ± 10%
4 MHz (Kyocera)	C1	33pF ± 10%
KBR4.0MS	C2	33pF ± 10%
3 MHz (Murata)	C1	33pF ± 10%
CSA3.00MG	C2	33pF ± 10%
3 MHz (Kyocera)	C1	33pF ± 10%
KBR3.0MS	C2	33pF ± 10%

Table 1 Constants Guaranteed for LC6568D Ceramic Resonator Oscillation

800 kHz (Murata) CSB800D	C1	220pF ± 10%
CSB800K	C2	220pF ± 10%
800 kHz (Kyocera)	C1	220pF ± 10%
KBR800H	C2	220pF ± 10%
400 kHz (Murata)	C1	330pF ± 10%
CSB400P	C2	330pF ± 10%
400 kHz (Kyocera)	C1	330pF ± 10%
KBR400B	C2	330pF ± 10%



Fig. 3 Reset Circuit and Reset Time

(Note 7) When the rise time of the power supply is 0, the reset time becomes 10ms to 100ms at $C_{RES}=0.1\mu$ F. If the rise time of the power supply is long, the value of C_{RES} must be increased so that the reset time becomes 10ms or greater.

•

No. 2412-15/31







Fig. 5 Serial Input/Output Timing



The load conditions are the same as in Fig. 5.

Fig. 6 Pulse Output Timing at Port E0

No. 2412-16/31

٠







,





Fig. 8 IDDOP Test Circuit (f=4MHz)

No. 2412-17/31

LC6568D,	6568H
----------	-------

Table 2 LC6568D

Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown below.) $V_{DD} = 4 \text{ to } 6V$

Circuit Configuration	Frequency	Predivider Option (Cycle Time)	Remarks
Ceramic Resonator	400 kHz	1/1 (10 μs)	Unusable with 1/3, 1/4 predivider
Option	800 k Hz	1/1 (5 μs)	Unusable with 1/3, 1/4 predivider
	3 MHz	1/3 (4 μs) 1/4 (5.33 μs)	Unusable with 1/1 predivider
	4 MHz	1/3 (3 μs) 1/4 (4 μs)	Unusable with 1/1 predivider
External Clock Option or External Clock Drive by RC OSC Option	384 to 1444 kHz 1152 to 4330 kHz 1536 to 4330 kHz	1/1 (10.4 to 2.77 μs) 1/3 (10.4 to 2.77 μs) 1/4 (10.4 to 3.70 μs)	
External Clock Drive by Ceramic Resonator OSC Option		Irive is impossible. When ption or CR OSC option.	using the external clock drive, specify
RC OSC Option	If used with other th	vider, recommended cons nan recommended constant the same as for the extern	nts, the predivider option, frequency,

RC Oscillation Characteristic of the LC6568D

Fig. 10 shows the RC oscillation characteristic of the LC6568D. For the variation range of RC OSC frequency of the LC6568D, the following are guaranteed at the external constants only shown below.

External constants Cext = 220pF, Rext = 6.8kohms

554kHz $\leq f_{CRS} \leq 1235$ kHz (T_a = -30° C to $+70^{\circ}$ C, V_{DD} = 4.0 to 6.0V)

If any other constants than specified above are used, the range of Rext = 4kohms to 20kohms, Cext = 150pF to 390pF must be observed. (See Fig. 10.)

(Note 8) The oscillation frequency at $V_{DD} = 5.0V$, $T_a = 25^{\circ}C$ must not exceed 750kHz. (Note 9) The oscillation frequency at $V_{DD} = 4$ to 6V, $T_a = -30$ to $+70^{\circ}C$ must be within the operation clock frequency range (384kHz to 1444kHz).



No. 2412-18/31

LC6568H						
1. Absolute Maximum Ratings/	Ta = 25°C, \	/ _{SS} =0V		min	typ max	unit
Maxumum Supply Voltage	V _{DD} max		V _{DD}	-0.3	+7.0	v
Output Voltage	VO(1)		OSC2	Allowabl	e up to voltage	V
					generated	
	VO(2)			V _{DD} 45	VDD+0.3	V
	.,		M, N, O, PO			
Input Voltage	VI(1)		OSC1 (Note	1} –0.3	V _{DD} +0.3	V
	Vue		TEST, RES Port A, B	0.3	+15	v
	VI(2)			-0.3 VDD-45	V _{DD} +0.3	v
Input/Output Voltage	VI(3) VIO(1)		Port of OD t		+15	v
input/Output voltage	VIO(1)		(Port C, D, E		15	v
			F ₀ to F ₂ , G,			
			H ₀ , I, J)			
	V10(2)		Port of PU ty	vpe -0.3	V _{DD} +0.3	v
	10(2)		(Port C, D, E			•
			Fo to F2, G,			
			H ₀ , I, J			
Peak Output Current	IOP(1)		Port C, D, E,	-2	+15	mΑ
	0, (1)		Fo to F2, G,			
			H ₀ , I, J}			
	OP(2)		Port K, L	-10	0	
	IOP(3)		Port M, N, O	, –30	0	mΑ
	_		Ро			
Allowable Power Dissipation	P _d max	$T_a = -30$ to $+70^{\circ}C$	DIP64S		600	
	-		QIP 64	00	430	
Operating Temperature Storage Temperature	Topr				+70	°℃ ℃
Average Output Current	T _{stg}	Per pin over the period of	Port C, D, E,		+125 +15	
Average Output Current	IOA(1)	100msec.	to F ₂ , G, H ₀		+15	ШA
		Combee.	i, J)	4		
	OA(2)	Per pin over the period of	Port K, L	-10	0	mΑ
	0/ ((2)	100msec.	•			
	IOA(3)	Per pin over the period of	Port M, N, O	, –30	0	mΑ
		100msec.	Po			
	Σ IOA(1)	Total current of PC ₀ to 3,		30	+50	mΑ
		PD ₀ to 3, PE ₀ to 3				
		(Note 2)				
	$\Sigma IOA(2)$	Total current of PF0 to 2,		-30	+50	mΑ
		PG0 to 3, PH0, Pl0 to 3,				
	S 1	PJO to 3 (Note 2)		50	0	
	$\Sigma I_{OA}(3)$	Total current of PKŋ to ȝ, PLŋ to ȝ, PMŋ to ȝ		-50	0	mA
		(Note 2)				
	$\Sigma I_{OA}(4)$	Total current of PNO to 3,		-50	0	mA
	=·0A(4)	PO0 to 3, PP0 (Note 2)		00	U	
2. Allowable Operating Conditi	$ons/T_a = -3$	$80 \text{ to } +70^{\circ}\text{C}, \text{V}_{\text{SS}} = 0\text{V}, \text{V}_{\text{DD}}$	= 4.5 to 6.0V			
		therwise specified		min	typ max	
Operating Supply Voltage	VDD	.	VDD	4.5	6.0	
Standby Supply Voltage	VST	RAM, register hold(Note 3)	VDD	1.8	6.0	
"H"-Level Input Voltage	VIH(1)		Port A	1.9	+13.5	
	VIH(2)	Output Nch Tr OFF	Port of OD	0.7VDD	+13.5	v
			type (Port C to J)			
	Maria	Output Nah Tr OFF		0 7/	V	



No. 2412-19/31

LC6568D,	6568H
----------	-------

Continued from preceding page.

LC6568H				min	typ max	unit
	V(H(4)	Output Nch Tr OFF	SCK, SI of OD type	0.8V _{DD}	+13,5	v
	ViH(5)	Output Nch Tr OFF	SCK, SI	0.8VDD	VDD	۲.
	VIH(6)	Fig. 7	High Vt input circuit	VDD-0.5	+13.5	v
	VIH(7)	Fig. 7	of PB3 Low Vt input circuit	0.5VDD	+13.5	v
	VIH(8) VIH(9)	Fig. 3 V _{DD} : 1.8 to 6.0V	of PB3 RES PB0 to 2,	0.8VDD 0.8VDD	VDD +13.5	v v
		External clock mode	INTO to 3 OSC1	0.8V _{DD}		v
	VIH(10)	External clock mode			VDD	
"L"-Level Input Voltage	VIL(1)		PA ₀ to 3	Vss	+0.5	V
	VIL(2)		PCto PJ TEST	VSS	0.3V _{DD}	V
	VIL(3)		PB0 to 2 SCK, SI' INT0 to 3	Vss	0.25VDD	v
	V;L(4)		RES	Vss	0.25VDD	v
	VIL(5)	Fig. 7	PB3	VSS	0.20100	v
	VIL(6)	Fig. 7 V _{DD} : 1.8 to 6.0V	PB3	VSS	0.3	v
	VIL(7)	External clock mode	OSC1	VSS	0.25VDD	v
Operating Frequency	fop		OSC1	384	4330	-
(Cycle Time)	(TCYC)		OSC2	(10.4)	(0.92)	(µS)
Ceramic Resonator Oscillati	on		OSC1		1, Table 1.	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Constants			OSC2		.,	
External Clock Conditions						
Frequency	fext	1/1 predivider	OSC1 (Fig. 4	1) See	Table 2.	
"H"-Level/"L"-Level Clock Pulse Width	tEXH, tEX		OSC1 (Fig. 4	•		ns
Rise/Fall Time	tEXTR, tE	KTF	OSC1 (Fig. 4	4)	30	ns
3. Electrical Characteristics/Ta	= -30 to +7 ess otherwis		o 6.0V	min	typ max	unit
"H"-Level Input Current	I H(1)	Output Nch Tr OFF	Port of OD t		+5.0	μA
Loron input ourient	10(1)	(Including OFF leakage	(Port C to J)		10.0	μA
		current of Nch Tr)	Port A, B			
	luuro	VIN ^{=+13.5V} Output Nch Tr OFF	Port of PU t		+1.0	μA
	l(H(2)	(Including OFF leakage	(Port C to J)		+1.0	μA
		current of Nch Tr}	OSC1			
		VIN=VDD	(External clo	ock mode)		
"L"-Level Input Current	¹ اL(1)	Output Nch Tr OFF	Port of OD t			μA
	12(1)	VIN=Vss	(Port C to J)			,
			Port A, B			
			OSC1			
			(External clo	ock mode)		
	1∟(2)	Output Nch Tr OFF VIN≖VSS	Port of PU to (Port C to J)		-0.35	mA
	hu (n)	VIN=VSS VIN=VSS	RES	-45	-10	<i>μ</i> Δ
"H"-Level Output Voltage	ЧL(3) VOH(1)	VIN=∨SS IOH=50µA	Port of PU		-10	μA V
11 Lotte Output Voltage	• UH(1)		type	· DD:=1.2		۷

VOH(2) VOH(3)	IOH=3mA IOH=15mA	type (Port C to J) Port K, L VDD-1.8 Port M, N, VDD-1.8 O,P0	V V
		Continued of	n next page.

No. 2412-20/31

Continued from preceding page.

L

LC6568H				min	tur	max	unit
"L"-Level Output Voltage	V _{OL(1)}	IOL=10mA, Other ports: ΣIOLmax	Port C, D, E, F ₀ to F2 G, H0, I, J)		typ	1.5	V
	VOL(2)	IOL=2mA, Each port: IOL=2mA	Port C, D, E, F ₀ to F ₂ , G, H ₀ , I, J)	•		0.5	V
	VOL(3)	Vp=-35V, Output Pch Tr OFF Output open	Port of PD type (Port K to P)			33	V
Output OFF Leakage Current	OFF(1)	Output Pch Tr OFF VOUT=VDD	Port of OD type (Port K to P)			+30	μA
	OFF(2)	Output Pch Tr OFF VOUT=VDD-40V	Port of OD type (Port K to P)	30			μA
Hysteresis Voltage	VHYS		RES, INTO to 3, SCK, SI, OSC1 of Schmitt type (Note 5)	0.1	IVDD		V
Pull-up Resistance	Rpp	V _{DD} : 5.0V	Port of PU type (Port C to J)		14		kΩ
Pull-down Resistance	RPD	VDD: 5.0V	Port of PD type (Port K to P)	50		200	kΩ
Current Dissipation	Operation	mode, Output Nch Tr, Pch Tr	OFF, VIN=VDD				
	DDOP(1)	4MHz OSC (Fig. 8)	V _{DD}		8	15	mA
	DDOP(2)	External Clock mode 384kHz to 4330kHz	V _{DD}		8	15	mA
	IDDST	Standby mode Output Nch, Pch Tr OFF Output pin open VIN=VDD	V _{DD}		0.05	10	μΑ
Ceramic Resonator Oscillation	n						
Oscillation Frequency	fCFOSC (Note 4)	1/1 (1µs) 4MHz	OSC1 OSC2 (Fig. 1)	3.92	4.00	4.08	MHz
Oscillation Stabilizing Period	tCFS	Fig. 2	_ `			10	ms
Pin Capacitance	СР	f=1MHz Other than pins to be tested: V _{IN} =V _{SS}			10		pF

	$V_{DD} = 4.$	5V to 6.0V unless	otherwise specified	min	typ	max	uni
Serial Clock			-				
Input Clock Cycle Time	tCKCY(1)	Fig. 5	SCK	3.0			ŀ
Output Clock Cycle Time	tCKCY(2)	Fig. 5	SCK		64 x TC	YC	Ļ
Input Clock ''L''-Level Pulse Width	tCKL(1)	Fig. 5	SCK	1.0	C C		ŀ
Output Clock	tCKL(2)	Fig. 5	SCK		32 x TC	YC	۴
Input Clock ''H''-Level Pulse Width	^t CKH(1)	Fig. 5	SCK	1.0			μ
Output Clock	^t CKH(2)	Fig. 5	SCK		32 x TC	YC	μ

"H"-Level Pulse Width

•

Continued on next page.

No. 2412-21/31

Continued from preceding page.

LC6568H				min typ	max	unit
Serial Input						
Data Setup Time	ϤCK	Specified for ↑ of SCK , Fig. 5	SI	0.5		μs
Data Hold Time	ţCKI	Specified for ↑ of SCK, Fig. 5	SI	0.5		μs
Serial Output		-				
Output Delay Time	tско	Specified for ↓ of SCK, Nch OD only: External 1kohm, external 50pF Fig. 5	SO		0.5	μs
Pulse Output						
Period	tPCY	Fig. 6	PEO	64 x TCYC		μs
"H"-Level Pulse Width	tPH	TCYC=4 × System clock	PEO	32 x TCYC±1	0%	μs
"L"-Level Pulse Width	tPL	period, Nch OD only: External 1kohm, external 50pF	PEO	32 x TCYC±1		μs
5. Comparator Characterisitos		$T_a = -30^{\circ}C$ to +70°C V _{DD} = 4 rwise specified	.5V to 6.0V	min typ	max	unit
Comparator Characteristics		-				

Comparator Characteristics						
Input Voltage Range	VCMIN		PI3, PJ1 to 3 VSS+1.0	VD	D-1.5	v
Response Speed	TRS	100mV overdrive mode			50	μs
Offset Voltage	VOFS	VCMIN=VSS+1.0V to		±20	±100	mV
		V _{DD} -1.5V				

(Note 1) When oscillated internally under the oscillating conditions in Fig. 1, up to the oscillation amplitude generated is allowable.

(Note 2) Average over the period of 100msec.

.

(Note 3) Operating supply voltage VDD must be held until the standby mode is entered after the execution of the HALT instruction.

The PB3 pin must be free from chattering during the HALT instruction execution cycle.

(Note 4) fCFOSC represents an oscillatable frequency.

(Note 5) The OSC1 becomes the Schmitt type when the OSC option is the 2-pin RC OSC or external clock OSC.

(Note 6) When mounting the QIP version on the board, do not dip it in solder.

No products described or contained herein are intended for use in surgical implants, life-support systems,
aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and
the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall: ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guarant-

eed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

No. 2412-22/31



Fig. 1 Ceramic Resonator Oscillation Circuit

Table 1 Constants Guaranteed for LC6568H Ceramic Resonator Oscillation

4 MHz (Murata)	C1	33pF ± 10%
CSA4.00MG	C2	33pF ± 10%
4 MHz (Kyocera)	C1	33pF ± 10%
KBR4.0MS	C2	33pF ± 10%
3 MHz (Murata)	C1	33pF ± 10%
CSA3.00MG	C2	33pF ± 10%
3 MHz (Kyocera)	C1	33pF ± 10%
KBR3.0MS	C2	33pF ± 10%







Fig. 3 Reset Circuit and Reset Time

(Note 7) When the rise time of the power supply is 0, the reset time becomes 10ms to 100ms at $C_{RES} = 0.1 \mu F$. If the

rise time of the power supply is long, the value of CRES must be increased so that the reset time becomes 10ms or greater.

No. 2412-23/31





Fig. 5 Serial Input/Output Timing



The load conditions are the same as in Fig. 5.

·

Fig. 6 Pulse Output Timing at Port E0

No. 2412-24/31







Fig. 8 IDDOP Test Circuit (f=4MHz)

Table 2 LC6568H

Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown below.) $V_{DD} = 4.5$ to 6V

Circuit Configuration	Frequency	Predivider Option (Cycle Time)	Remarks
Ceramic Resonator OSC Option	4 MHz	1/1 (1 µs)	
External Clock Option	384 to 4330 kHz	1/1 (10.4 to 0.92 μs)	
External Clock Drive by Ceramic Resonator OSC Option	The external clock external clock optic		g the external clock drive, specify the

No. 2412-25/31

.

Notes for Program Evaluation

• When evaluating the LC6568D/H with the evaluation chip (LC6595, LC65PG68), the following must be observed.

Classi- fication	Itom		Function
Clas	ltem	Mass-production chip	Evaluation chip
	OSC divider	3 selections (1/1, 1/3, 1/4) by option (Note) For H version, 1/1 divider only is available.	3 selections (1/1, 1/3, 1/4) available by 2 pins of DIV pin, 30R4 pin. DIV pin, 30R4 pin must be set according to option specified for mass-production chip.
	Ports C, D output level at reset mode	Ports C, D can be brought to "H" or "L" in a group of 4 bits.	Port C and Port D can be brought to "H" and "L" by CHL pin and DHL pin respectively. CHL pin and DHL pin must be set according to option specified for mass-production chip.
	Port output configura- tion PU/OD	PU or OD can be selected bitwise.	Only Nch OD without PU. [Evaluation chip-applied evaluation] External resistor (10kohms) on evaluation board must be connected to necessary port. [Simulation chip-applied evaluation] Resistor must be connected to necessary port on application board.
Notes for option	PU resistor configura- tion	PU resistor brought to Hi-Z at "L" output mode (Pch Tr is turned OFF).	PU resistor, being external resistor, whose impedance remains unchanged at "L" output mode. For mass-production chip, leakage current only flows in Pch Tr at "L" output mode; for evaluation chip, current continues flowing in PU resistor at "L" output mode.
	Port output configura- tion PD/OD	PD or OD can be selected bitwise.	Only Pch OD without PD. [Evaluation chip-applied evaluation] External resistor (100kohms) on evaluation board must be connected to necessary port. [Simulation chip-applied evaluation] Resistor must be connected to necessary port on application board. In this case, load power source must be also supplied on application board.
	Port function, port input/ output or compara- tor input	If the input instruction (IP, BP) is executed with port input/output or comparator input function not option-selected, "O" is input from the port bits not specified as port input/output or comparator input.	The input pins with options not selected are in floating state. That is, the data input from such pins are indeterminate. If the input instruction (IP, BP, BNP) for these input pins, unpredictable data is input from them. Do not use any input instruction for such input pins.
or OSC	OSC constants -1	[2-pin RC OSC] Catalog-guaranteed constants in catalog.	[2-pin RC OSC] Different from mass-production chip in circuit design and characteristic. Frequency must be adjusted to OSC frequency of mass-production chip by adjusting variable resistor.
Notes for		[2-pin ceramic resonator OSC] Catalog-guaranteed constants provide OSC at frequency specified in catalog.	[2-pin ceramic resonator OSC] Different from mass-production chip in circuit design and characteristic. Wiring capacitance may provide unstable OSC. External constants must be fine-adjusted according to service conditions.

Continued on next page.

No. 2412-26/31

Continued from preceding page.

Classi- fication	ltem		Function
Clas	I I I I I I I I I I I I I I I I I I I	Mass-production chip	Evaluation chip
Notes for OSC	OSC constants -2	[2-pin ceramic resonator OSC] Feedback resistor is contained.	[2-pin ceramic resonator OSC] No feedback resistor is contained. Feedback resistor of 1 Mohm must be connected externally.
	OSC frequency	OSC frequency characteristic as indicated in catalog.	Different from mass-production chip in circuit design, and characteristic. ES, CS must be used to evaluate characteristic in detail.
Notes for electrical characteristics	Operating current, standby current	Current characteristic as indicated in catalog.	Different from mass-production chip in cirucit design, characteristic. The standby current cannot be evaluated in detail. However, the standby current can be confirmed roughly in the manner discussed later. Be sure to confirm the standby current. ES, CS must be used to evaluate characteristic in detail.
Not Cha	Operating voltage	Supply voltage range as indicated in catalog.	Evaluation chip must be also used at $V_{DD}=5V\pm5\%$ at which EPROM, other LSI are used. Therefore, $V_{DD}=5V\pm5\%$ only can be used for evaluation of mass-production microcomputers.
	Operating temper- ature	Temperature range as indicated in catalog.	Evaluation chip and simulation chip must be used at 10°C to 40°C for evaluation.
ort circuit	Port A	Input-only port	Port A is an input/output common port. Do not use the output instructions (OP, SPB, RPB). When performing evaluation, do not fail to turn OFF the pull-up resistance option switch for port A on the evaluation chip board.
Notes for I/O port circuit configuration	Port F3	The PF3 is not available. Even when the output instruction (OP, SPB, RPB) is executed, no operation is performed.	The PF3 exists. However, do not use the output instruction (OP, SPB, RPB) for this pin. When the output instruction is executed and "O" is output to the pin, the interrupt circuit is affected.
Not		When the IP instruction is execut- ed "0" is always input to AC from pin PF3.	When the IP instruction is executed, "1" is always input to AC from pin PF3. However, "0" is input if "0" has been output to pin PF3 by the OP instruction.

The EVA800-TB6568 board and LC65PG68 incorporates an LC6568 evaluation IC and a gate array. Actual performance may differ from evaluation performance because of the gate array which is used to emulate interrupts and control bidirectional port, PH₀.

1. Operation

The gate array can go out of sync with the LC6586D/H due to slight variations in the reset rise time. If this occurs, the LC6568 evaluation 1C will not accept interrupts or PH₀ port instructions for several ms after program startup. When running programs, always ensure that interrupts or PH₀ port instructions are processed correctly.

2. Characteristics

When output driver options have been selected, ports PB000 and PH0 have a breakdown voltage of 15V in the case

of volume fabrication devices. In the LC6568 evaluation IC, however, these ports have a withstanding voltage equal to V_{DD}. Take care that test circuit designs do not exceed this limit.

No. 2412-27/31

<Confirmation methods for the standby function>

The standby current at the standby mode of the simulation chip can be evaluated not exactly but approximately. Then, do the following steps.

- (a) Confirmation of the standby state
 - Be sure to confirm whether or not the LSI enters the standby mode when the standby conditions are satisfied.
 - (i) When the OSC1 and OSC2 oscillation option is selected, confirm on an oscilloscope that the oscillation stops in the standby mode.
 - (ii) Confirmation by the current dissipation

Remove the EPROM when confirming whether or not the LSI enters the standby mode. The IDD of the LSI can determine whether or not the LSI is now in the standby mode.

When the LSI is in the operating mode, more than some 100μ A current is transmitted. When in the standby mode, the current of the I_{DD} is 150μ A or less if the DIV, 3OR4, CHL, DHL are all set to "H" (excluding the load current). If the DIV, 3OR4, CHL, DHL, ----, etc. are all set to "L", the current of the I_{DD} is approximately 20μ A.

(b) Confirmation by the load current

Your program must be designed so that the current is not transmitted to the input/output ports prior to the execution of the HALT instruction. This can reduce the useless dissipation of the load current at the standby mode and be confirmed on an oscilloscope.

- (i) Design your program so that the current is not transmitted to the output ports prior to the execution of the HALT instruction.
- (ii) Design your program and peripherals so that the input ports and input/output ports are not brought to the floating state at the standby mode.

If brought to the floating state, current flows in the microcomputer input circuit section, causing more current dissipation. Therefore, the backup enable time is shortened extremely in applications where the capacitor backup is used. (For the evaluation chip, there is appreciable current because the option circuit section to select the port input/output or comparator input is partly in the floating state.)

Ceramic resonator oscillation constants when the EVA800-TB6568 is used

When developing your program using the eva-chip board EVA800-TB6568, adjust the capacitor value according to the stray capacitance of the circuit because the ceramic resonator oscillation constants depend on the conditions for evaluation and the cable length, etc.

Note) When the evaluation chip is used in the 2-pin ceramic resonator oscillation mode, no feedback resistor is

- contained unlike the mass-production chip.
- Connect a feedback resistor of 1Mohm externally as shown below.
- Since constants R, C are also differ from those for the mass-production chip, adjust the capacitor value according to the stray capacitance of the circuit.



2-pin Ceramic Resonator Oscillation Circuit for Evaluation Chip and Mass-production Chip

No. 2412-28/31

LC6568 INSTRUCTION SET

	AC ACT CF CTL DP E EXTF Fn M	: Accumulator : Accumulator bit 1 : Carry flag : Control register : Data pointer : E register : E terenal interrupt reques : Flag bit n : Memory	t flag	P(DPL) PC STACK TM TMF At, Ha, La ZF	Inp Pro Sta Tim Tim Wor Zen	ut/oi gram ck re er ier (i king o flag		+ : Addition - : Subtraction ∧ : AND ag ∨ : OR ∀ : Exclusive OR		
Instruction group		Mnemonic	Instruc D7D≘D5D4	$\frac{1}{D_3 D_2 D_1 D_1}$	Bytes	Cycles	Function	Description	Status flag affected	Remarks
_	CLA	Clear AC	1100	0000	, ,	1	AC + O	The AC contents are cleared.	ZF	* 1
manipulation instructions	CLC	Clear CF	1110	0001	1	1	CF ← 0	The CF contents are cleared.	CF	
Į.	STC	Set CF	1 1 3 1	0001	1	1	CF ← 1	The CF is set.	CF	
tõr	СМА	Complement AC	1110	1011	1	,	AC - (AC)	The AC contents are complemented.	ZF	
pula	INC	Increment AC	0000	1110	1	١	AC ←(AC) +1	The AC contents are incremented +1.	ZF CF	
man	DEC	Decrement AC	0000	1 1 1 1	1	1	AC ←(AC) -1	The AC contents are decremented -1.	ZF CF	
Accumulator	RAL	Rotate AC left through CF	0000	0001	1	۱.	$ACo \leftarrow (CF), ACo + 1 \leftarrow (ACo), CF \leftarrow (ACo)$	The AC contents are shifted left through the CF.	ZF CF	
ЪВ	TAE	Transfer AC to E	0000	0011	1	<u>'</u>	E ←(AC)	The AC contents are transferred to the E. The AC contents and the E conents are		
	XAE	Exchange AC with E	0 0 0 0	1 1 0 1	1	1	(AC) ≒(E)	exchanged.		
latio.	INM	Increment M	0010	1 1 1 0		1	$M(DP) \leftarrow [M(DP)] + 1$	The M(DP) contents are incremented +1.	ZF CF	
manipulation ons	DEM	Decrement M	0010	1 1 1 1	1	1	$M(DP) \leftarrow [M(DP)] + 1$	The M(DP) contents are decremented -1 . A single bit of the M(DP) specified with	ZF CF	
ory mar uctions	SMB bit	Sei M dala bit	0000	1 O B 1 B	0 1	1	M(DP. 8₁B₀) ←1	B 180 is set. A single bit of the M(DP) specified with		
Memory I instructio		Reset M data bit	0010	108,8	-	1	M(DP, B ₁ 8 ₀) ←0	B $_{1}B_{0}$ is reset. Binary addition of the AC contents and the M(DP) contents is performed and	ZF	
	AD	Add M to AC	0 1 1 0	0000	+	1	$AC \leftarrow (AC) + (M(DP))$ $AC \leftarrow (AC) + (M(DP))$	the result is stored in the AC. Binary addition of the AC, CF contents	ZF CF	
	ADC	Add M to AC with CF Decimal adjust AC	1 1 1 0	0 0 0 0	+-	1	+(CF)	and the M(DP) contents is performed and the result is stored in the AC.	ZF CF	
	DAA	Decimal adjust AC	1 1 1 0	10110	+	1	AC +(AC) + 6	10 is added to the AC contents.	ZF	
5	EXL	in subtraction Exclusive or M to AC		0 1 0 1	+	+	AC - (AC) + 10	The AC contents and the M(DP) contents are exclusive-ORed and the result is stored	-	
truction	AND	And M to AC	1 1 1 0	0 1 1 1	-	-	AC +(AC) ∧ [M(OP)]	In the AC. The AC contents and the M(DP) contents are ANDed and the result is stored in the	ZF	
iaon ins	OR	Or M to AC	1110	0101	+	-	AC ←(AC) ∨ [M(DP)]	AC. The AC contents and the M(DP) contents are ORed and the result is stored in the	ZF	
праг	См	Compare AC with M	1 1 1 1	1011	+	+,-	(M(OP))+(AC)+1	AC. The AC contents and the M(DP) contents	ZF CF	
Arithmetic operation/comparizon instructions								ore compared and the CF and ZF are set/reset. Comparison result CF ZF [M(DP)) (AC) 0 0 [M(DP)) (AC) 1 1 [M(DP1)] (AC) 1 0		
Arit	CI data	Compare AC with immediate data	00100	1 1 0 0		2	13121110 +(AC)+1	$\label{eq:contents} \begin{array}{c c c c c c c c c c c c c c c c c c c $	2F CF	
	CLI data	Compare DPL with immediate data	0010	1 1 0 0 1 3 1 2 1 1 1		2	(DPL) ¥13121110	The DPL contents and the immediate data 1312110 are compared.	ZF	
	LI data	Load AC with immediate data	100	13:21:10		+	AC -13121110	The immediate data 13121310 is foeded in the AC.	ZF	* 1
	S	Store AC to M	0000	0 0 1 0	-+-	1.	$M(DP) \leftarrow (AC)$	The AC contents are stored in the M(DP),	76	
	L	Load AC from M	0010	0 0 0 1	- + •	12	$AC \leftarrow (M(OP))$	The M(DP) contents are loaded in the AC. The AC contents and the M(DP)	ZF	The ZF is set/reset
instructions	XM data	Exchange AC with M. then modify DPH with immediate data	1010	0 M ₂ M ₁ M	0	2	(ACI≒ (M(DP)) OPH←(DPH) ¥ OM2M1Mo	contents are exchanged and then the DP _H contents are modified with the contents of $(DP_H) \forall OM_2M_1M_0$.	2 F	result of (DP _H) vOM ₂ M ₁ M ₀ .
	x	Exchange AC with M	1010	0000	1	2	(AC) \$\$ (M(DP) }	The AC contents and the M(DP) contents are exchanged.	ZF	The 2P is act/reset according to the DP _H contents at the time of instruc-
Load/store	XI	Exchange AC with M. then increment DP_L	1 1 1 1	1110		2	(AC) ≒ (M(DP)) DPL ←(DPL) +1	The AC contents and the $M(DP)$ contents are exchanged and then the DP_{\perp} contents are incremented +1.	ZF	Tion execution. The ZF is set/reset according to the result of (DPL +1)
	xo	Exchange AC with M, then decrement DPL	1 1 1 1	1 1 1 1	1	2	(AC) ≒ (M(DP)) DPL ←(DPL) = 1	The AC contents and the $M(DP)$ contents are exchanged and then the DP_{\perp} contents are decremented -1.	ZF	The ZF is set/reset according to the result of (DPL-1
	RTBL	Read table data from program ROM	0 1 1 0	0011	ī	2	AC.E+ROM	The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in		

No. 2412-29/31

Instruction group		Mnemonic		Instruction code							<u>a</u>	E. and .		Status flag	Dependent
				07 D6 D5 D4		1 D3	D3 D2 D1 D0		0	Rytes	Cycles	Function	Description	affected	Remarks
manipulation instructions	LDZ dala	Load DPH with Zero and DPL with immediate data respectively.	1	0	00	13	12	Er I∢	, 1	'	1	DPн ←0 DP∟ ←13121110	The DP_{μ} and DP_{μ} are loaded with 0 and the immediate data $I_3I_2I_5I_0$ respectively.		
tion in	LHI data	Load DPH with immediate data	0	1	00	13	12	li la	5 I		וי	DPн - 13121110	The DP _H is loaded with the immediate data 131_21_10 .		
Pula	IND	Increment DPL	۱	1	1 0	1	1	1 0	1	1	1	DPL ← (DPL) + 1	The DPL contents are incremented +1.	ZF	
li uBU	DED	Decrement DPL	1	1	1 0	1	1	1 1	+	-	1	DPL + (DPL) - 1	The DPL contents are decremented -1.	ZF	
	TAL	Transfer AC to DPL	1	1	1 1	0	1	1 1	+	1	1	DPL + (AC)	The AC contents are transferred to the DP		
pointer	TLA	Transfer DPL to AC	<u> </u>		1 0	-		0 1	+		1	AC (DPL)	The DPL contents are transferred to the AC	7.F	
Data	ХАН	Exchange AC with DPH	-		1 0	-	-	1 1	-	-		(AC) ≒ (DPн)	The AC contents and the DPL contents are		
manipulation D	XA1 XA0 XA1 XA2 XA3	Exchange AC with working register At	1 1 1	1 1 1	1 6	U :0 0 1	10 0 1 0			1	1	(AC) = (AO) (AC) = (A1) (AC) = (A2) (AC) = (A3)	exchanged. The AC contents and the contants of working register At are exchanged. At is assigned one of A_0, A_1, A_2, A_3 according to $t_1 t_0$.		
ister Bister	хна хно	Exchange OPH with working register Ha	1	1	1 1	1	ő		, ,	1	1	(DPH) ≒(HO) (DPH) ≒(H1)	The DP _H contents and the contents of working register Ha are exchanged, Ha is assigned either of H0 or H1 according to a.		
Working r instructio	XLa XLO XL1	Exchange DPL with working register La	1		1 1 7 1			00	· ·			(DPL) コ(LO) (DPL) コ(L1)	The DPL contents and the contents of working register La are exchanged. La is assigned either of L0 or L1 according to a.		
ions	SFB (lag	Set flag bit	0	1	01	_		0, B	-	١	۱	Fo ← 1	The flag specified with B3B2B1B0 is set.		
Flag menipulation instructions	RFB liag	Reset flag bit	0	0	0 1	Ba	9 B 2	BıB	lo 1	1	1	fn ⊷0	The flag specified with $B_3 B_2 B_1 B_0$ is reset.	ZF	The tags are din ed into 4 groups F_0 to F_3 , F_4 to F_7 , F_8 to F_{11} , to F_{15} . The 2F is set/ri- bits including a single bit inspect with the immed date $B_3B_2B_1B_2$
	JMP addr	Jump in the current bank			1 0 P5 P4			Py P Pi P		2	2	PC ← PC11(or PC11). P10P9 P8 P7 P6 P5 P4 P3 P2 P1 P0	A jump to the address specified with the $PC_{12} PC_{11}$ (or PC_{11}) and immediate data $P_{10}P_9P_8P_7P_6P_5$ $P_4P_3P_2P_1P_0$ occurs.		If the BANK and S8 instructions : executed consec- vely, the bank is changed.
tions	JPEA	Jump in the current page modified by E and AC	1	1	1 1	١	0	1 0		1	1	PC2~0 ←(E,AC)	A jump to the address specified with the contents of the PC whose low-order 8 bits are replaced by the E and AC contents occurs.		
ne instruc	CZP addr	Call subroutine in the zero page	,	0	1 1	P:	3 P 2	ΡıΡ	0	י	1	STACK \leftarrow {PC}+1 PC 11~6.PC 1~0 \leftarrow 0 PC 5~2 \leftarrow P3 P2 P1 P0	A subroutine in page 0 of bank 0 is called.		
np/subroutine instructions	CAL addr	Call subroutine in the zero bank	1		1 0 P5 P4			P9P P1P		2	2	STACK -(PC) +2 PC1f~0 - OPI0P9P8P7 P6P5P4P3P2P1P0	A subroutine in bank 0 is called.		
Jun	RT	Return from subroutine	0	1	10	0	0	1 (5	ī	7	PC - (STACK)	A return from a subroutine occurs.		
	RTI	Return from interrupt routine	0	0	10	0	0	1 (, i	۱	1	PC ←(STACK) CF ZF ←CSF.ZSF	A return from an interrupt service routine occurs.	ZF CF	
	BANK	Change bank	1	1	ו ו)	1	0 1		1	1	PC 11 ← (PC11)	The bank is changed. (Effective only when immediately followed by the JMP instruction) The pseudo I/O port is specified. (Effective when immediately followed by the IP, OP, SPB, RPB, BP, BNP instruction)		
	SB	Set bank	0	1	10	0	1	h l	lo	'	'	PCt2 PCti + It. lo	The bank is changed. Effective only when used immediately before the JMP instruction.		
	BA1 addr	Branch on AC bil			1 1 P5 P4			tit Pip		2	2	$PC7 \sim 0 \leftarrow P7 P6P5P4$ $P3 P2P1P0$ $i1 AC1 = 1$	If a single bit of the AC specified with the immediate data $t_1 t_0$ is 1, a branch to the address specified with the immediat data $P_7 P_6 P_6 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.		Mnemonic is 8A to 8A3 according to the value of 1
tions	BNAt addr	Branch on no AC bit			1 1 P5 P4			tıt PıP	-	2	2	$PC7 \sim_0 \leftarrow P7 P6P5P4$ $P3P2 P1 P0$ $i1 ACt = 0$	If a single bit of the AC specified with the immediate data t_{10} is 0, a branch to the address specified with the immediate data $P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.		Mosmonic is BN to BNA3 second to the value of t
Branch instructions	BMI addr	Branch on M bit			1 1 P5P			tit PIP		2	2	$\frac{PC_{7} \sim 0 \leftarrow P_{7}P_{6}P_{5}P_{4}}{P_{3}P_{2}P_{1}P_{0}}$ if (M(DP, 1 1 1 0)) = 1	If a single bit of the $M(DP)$ specified with the immediate data t_{10} is 1, a branch to , the address specified with the immediate data $P_7 P_6 P_6 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.		Mnemonic is BM BMD according s che value of t.
8	BNMt addr	Branch on no M bit			1 1 P5 P			tit Pil		2	2	$PC_7 \sim_0 \leftarrow P_7 P_6 P_5 P_4$ $P_3 P_2 P_3 P_0$ $H(DP, t_1 t_0) = 0$	If a single bit of the M(DP) specified with the immediate data $t_1 t_0$ is 0, a branch to the address specified with the immediate data $P_2 P_2 P_2 P_2 P_2 P_0$ within the same		Mnemonic is BN to BNM3 eccord to the value of t

						data $P_7 P_6 P_6 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.	
BPt addr	Branch on Port bit	0 1 1 1 P7 P6 P5 P4	1 Otito P3P2P1P0	2	$\begin{array}{c} P_{3}P_{2}P_{1}P_{0} \\ \text{if } (P(DP_{\perp} t_{1}t_{0})) = 1 \end{array}$		Mnemonic is BPO to BP3 according to the value of t.

No, 2412-30/31

group group	,	Mnemonic		ion code	5	ĩ		.	Status flag	
		Mnemonic	D7 D6 O5 D4	D ₃ D ₂ D ₁ D ₀]	Cycles	Function	Description	affected	Remarks
	BNPt addr	Branch on no Port bit		1 0 t 1 t o P3 P2 P1 P0		2	$PC_7 \sim_0 = P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (P(DPL, 1 11 0)) = 0	If a single bit of port P(DPL) specified with the immediate data $t_1 t_0$ is 0, a branch to the address specified with the immediate data $P_7 \beta_7 \beta_7 4_7 P_2 P_1 P_0$ within the same page occurs.		Mnemonic is BNP BNP3 according to the value of 1.
	BTM addr	Branch on timer	O 1 1 1 P7P6P5P4	1 1 0 0 P3P2P1P0		2	$PC_{7} \sim_{0} \leftarrow P_{7}P_{6}P_{5}P_{4}$ $P_{3}P_{2}P_{1}P_{0}$ if TMF=1 then TMF $\leftarrow 0$	If the TMF is 1, a branch to the address specified with the immediate data $P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs. The TMF is reset.		
	BNTM æddri	Branch on no timer	0 0 1 1 P1P6P5P4		2	2	$PC_{2} \leftarrow P_{2} P_{6} P_{5} P_{4}$ $P_{3} P_{2} P_{1} P_{0}$ $i1 TMF = 0$ $then TMF \leftarrow 0$	If the TMF is 0, a branch to the address specified with the immediate $data P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs. The TMF is resat.	TMF	
	Bi addr	Branch on interrupt	0 1 1 1 P7P6P5P4		2	2	$PC_{7} \sim 0 \leftarrow P_{7}P_{6}P_{5}P_{4}$ $P_{3}P_{2}P_{1}P_{0}$ if EXTF = 1 then EXTF $\leftarrow 0$	If the EXTF is 1, a branch to the address specified with the immediate data $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs. The EXTF is reset.	EXTE	
Branch instructions	BNI addr	Branch on no interrupt	0 0 1 1 P7P5P5P4	1 1 0 1 P3 P2 P1 Pc		2	PC 7 \sim 0 \leftarrow P7 P6 P5 P4 P3 P2 P1 P3 If EXTF=0 Then EXTF \leftarrow 0	If the EXTF is 0, a branch to the address specified with the immediate deta $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs. The EXTF is reset.	EXTF	
Branc	BC addr	Branch on CF	0 1 1 1 P7P5P5P4			2	PC7-0-P7P6P5P4 P3P2P1P0 if CF=1	If the CF is 1, is branch to the address specified with the immediate data $P_7 P_6 P_5 P_7 P_7 P_1 P_0$ within the same page occurs.		
	BNC addr	Branch on no CF	0 0 1 1 P7P6P5P4			2	$PC_{7} \sim_{0} \leftarrow P_{1}P_{6}P_{5}P_{4}$ $P_{3}P_{2}P_{1}P_{0}$ $it CF = 0$	If the CF is 0, a branch to the address specified with the immediate data $P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.		
	BŽ addr	Branch on ZF	0 1 1 1 P7P6P6P4	-	2	2	$ \begin{array}{c} PC_{7} \sim_{0} \sim_{P_{7}} P_{6} P_{5} P_{4} \\ P_{3} P_{2} P_{1} P_{0} \\ \text{if } ZF = 1 \end{array} $	If the ZF is 1, a branch to the address specified with the immediate data $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs.		
	BNZ addr	Branch on no ZF	0 0 1 1 P7P6P5P4			2	$PC_{7\sim0} = P_{7}P_{6}P_{5}P_{4}$ $P_{3}P_{2}P_{7}P_{0}$ $P_{3}P_{2}P_{7}P_{0}$ $P_{3}P_{2}P_{7}P_{0}$	If the ZF is 0, a branch to the address specified with the immediate data $P7P_0P_0P_4P_3P_2P_1P_0$ within the same page occurs.		
	BFn addr	Branch on flag bit	1 1 0 1 P2P6P6P4	n 3 n 2 n 1 n 0 P 3 P 2 P 1 P 0		2	$PC_7 \sim 0 + P_1 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ $i(F_0 = 1)$	If the flag bit of the 16 flags specified with the immediate data $n_{2}n_{1}n_{0}$ is 1, a branch to the address specified with the immediate data $P_{7}P_{6}P_{5}P_{4}P_{3}P_{2}P_{1}P_{0}$ within the same page occurs.		Mnemonic is 8FD 8F15 eccarding to the value 8f A.
	BNFn addr	Branch on no flag bit	1 0 0 1 P7P6P5P4			2	$PC = 0 \leftarrow PT P_6 P_5 P_4$ $P3 P_2 P_1 P_0$ $if F = 0$	If the flag bit of the 16 flags specified with the immediate data $a_3 a_2 n_1 n_0$ is 0, a branch to the address specified with the immediate data $P_7 B_7 B_7 B_7 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.		Mnemonic is BNF to BNF 15 accord to the value of n.
£	I P	Input port to AC	0 0 0 0	1 1 0 0	1	1	AC + (P(DPu))	Port P(DPL) contents are loaded in the AC.	ZF	
uctio	OP	Output AC to port	0110	0001	1	ī	$P(DP_L) \leftarrow (AC)$	The AC contents are outputted to port PID	٩ر١.	
Output instructions	SPB bit	Sel port bit	0000	0 1 8 80			P(DPL B1B0) ←1	A single bit in port $P(DP_i)$ specified with the immediate data B_1B_0 is set.		When this instruct is executed, the E contents are destroyed.
Input/Ou	RPB bit	Reset port bil	0010	0 1 B B	1	2	P(OPL, B180) ←0	A single bit in port P(DP _L) specified with the immediate data B ₁ B ₀ is reset.	ZF	When this instructi is executed, the E instents are description
	SCTL bil	Set control register bit(S)		1 1 0 0 B3B2B⊁B0		2	CTL ←(CTL) V B3B2B1B0	The bits of the control register specified with the immediate data $B_3B_2B_1B_0$ are set.		
instructions	RCTL bit	Reset control register bit(S)	0010	1 1 0 0 B3 82 81 80		2	CTL (CTL) A B3 B2 B: B0	The bits of the control register specified with the immediate data $B_3 B_2 B_1 B_0$ are reset.	ZF	
	WITM	Write Limer	1111	1001	1	1	TM+(EL.(AC) TMF ←0	The E and AC contents are loaded in the timer. The TMF is reset.	TMF	
Other	HALT	Halt	1 1 1 1	0110	1	1	Həli	All operations stop.		
	NOP	No operation	0000	0000	1	Ī	No operation	No operation is performed, but 1 machine cycle is consumed.		

*1 If the CLA instruction is used consecutively in such a memor as CLA, CLA, -----, the first CLA instruction only is effective and the following CLA instructions are changed to the NOP instructions. This is also true of the LI instruction.

No, 2412-31/31