# LC75106V

### смоз LSI Digital Echo LSI with Built-in Mic Amplifier



### Overview

The LC75106V is a digital echo LSI for karaoke. It has the microcomputer control mode ( $I^2C$  BUS control) and noncontrol mode. Therefore, various karaoke systems can be made.

This LSI has 2ch mic amplifier (with ALC), volume of 2ch mic, echo feed back volume and echo volume. In addition, when the stereo signal internal connected mode has the function of the vocal cancellation etc. The karaoke system can be constructed with this LSI.

### Functions

- 2ch mic amplifier (with built-in Auto Level Control)
- Volume of 2ch mic
- With built-in for digital echo memory 32kbit
- Feedback volume for digital echo
- Digital echo volume
- Mic mixing function
- Vocal cancellation
- With built-in oscillation circuit
- I<sup>2</sup>C bus control

### Application

- Mini component audio and other
- \* I<sup>2</sup>C Bus is a trademark of Philips Corporation.

### **Specifications**

### **Absolute Maximum Ratings** at Ta = 25 °C, Analog GND = 0V

Parameter	Symbol	Conditions	Ratings	unit
Maximum power supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	+8.0 to +10.0	V
Allowable consumption power	Pd max	Ta ≤ 70°C *	500	mW
Operating temperature range	Та		-20 to +70	°C
Storage temperature range	Tstg		-40 to +125	°C
* Manutad asferrance DCD (	1111 2	mm v 1 6mm glass anovy rasin)		

\* Mounted reference PCB (114.3mm  $\times$  76.1mm  $\times$  1.6mm, glass epoxy resin)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### DC Electrical Characteristics Ratings at $Ta=25^{\circ}C,\,V_{SS}=0V$ Operating Condition/Ta $=25^{\circ}C$

Parameter	Symbol	Pin name	Conditions	min	typ	max	unit
Recommended supply voltage	V <sub>DD</sub>	V <sub>DD</sub>			9.0		V
Range of operating supply voltage	V <sub>DD</sub> opg	V <sub>DD</sub>	V <sub>DD</sub> =9.0V	8.0		10.0	V

### Electric Characteristics/Ta = $25^{\circ}$ C, V<sub>DD</sub> = 9.0V, fin = 1kHz, V<sub>IN</sub> = 1mVrms = 0dB, R<sub>L</sub> = 10k $\Omega$

Parameter	Symbol	Pin name	Conditions	min	typ	max	unit
Current without signal	I <sub>DD</sub> O	V <sub>DD</sub>				60	mA
Clock frequency	FCLK	OSC	OSC Ex.R=30kΩ	1.72	2.45	3.19	MHz
Control data Hi Level voltage	VIH	SCL, SDA		2.0		3.5	V
Control data Low Level voltage	VIL	SCL, SDA		0.0		0.5	V
Control data Input pulse width	tφW	SCL, SDA		1.0			μs
Control data Hold time	thold	SCL, SDA		1.0			μs
Control data Operation frequency	fopg	SCL, SDA				500	kHz

#### AC Electrical Characteristics (Reference data: No measurement)

Parameter	Symbol	Pin name	Conditions	min	typ	max	unit
[Mic-AMP] Input=MICIN1/MICIN2, Ou	tput=MICOUT1/	MICOUT2, V <sub>IN</sub> =-48	dBV, VALC=VREF – 1.414V, Mic-AMP NF Ex.R	=680Ω, ALC	C Ex.C=2.2µ	ιF	
Mic Gain	VG <sub>M2</sub>	MICOUT1/2	Mic-AMP NF Ex.R=680Ω	+34.0	+37.0	+42.0	dB
Max output voltage	Vo <sub>TM</sub>	MICOUT1/2	Mic Gain=+38dB, THD=1%, Filter=A-filter, ALC=OFF	1.75			Vrms
Total harmonic distortion rate1	THD <sub>M1</sub>	MICOUT1/2	Mic Gain=+38dB, ALC=OFF, V <sub>O</sub> =-10dBV, Filter=A-filter		0.07	0.5	%
Total harmonic distortion rate 2	THD <sub>M2</sub>	MICOUT1/2	Mic Gain=+38dB, ALC=ON, V <sub>O</sub> =0dBV, V <sub>IN</sub> =-32dBV, Filter=A-filter		0.1	1.0	%
Output noise voltage	VNOM	MICOUT1/2	Mic Gain=+38dB, Filter=A-filter		-74.0	-65.0	dBV
ALC attack time	Та <sub>А</sub>	MICOUT1/2	Mic Gain=+38dB, ALC=ON, V <sub>O</sub> =0dBV, V <sub>IN</sub> =-32dBV		60		ms
ALC release time	Ta <sub>R</sub>	MICOUT1/2	Mic Gain=+38dB, ALC=ON, V <sub>O</sub> =0dBV, V <sub>IN</sub> =-32dBV		6.0		S
Input impedance	Zi <sub>M</sub>	MICIN1/2		45	60	75	kΩ
Output impedance	Zo <sub>M</sub>	MICOUT1/2	Mic-Gain=+38dB, ALC=OFF, V <sub>O</sub> =0dBV	0.75	1.5	3.0	kΩ
[Digital ECHO] Stereo signal outside o Feedback Volume=-∞	connection mode	s, Input=SUMIN, O	utput=ECHOOUT, V <sub>IN</sub> =-10dBV, Delay Time=10	0ms, Mic Vo	olume 1/2=0	)dB,	
Delay time	DT	ECHOOUT	F <sub>CLK</sub> =2.45MHz	75	100	125	ms
Output Gain	VGE	ECHOOUT		-4.5	-2.0	+0.5	dB
Max output voltage	VoE	ECHOOUT	THD=10%, Filter=A-filter	1.5			Vrms
Total harmonic distortion rate	THDE	ECHOOUT	Filter=A-filter		0.7	2.0	%
Output noise voltage	VNOE	ECHOOUT	Filter=A-filter		-65	-55	dBV
Input impedance	ZiE	SUMIN		45	60	75	kΩ
	ZoF	ECHOOUT	Delay time=100ms, V <sub>O</sub> =0dBV	45	60	75	kΩ

Continued from the previou	s page.	•					
Parameter	Symbol	Pin name	Conditions	min	typ	max	unit
[Stereo Line] Stereo signal internal c Mic-Volume 1/2=ECHC		Input=LCHIN/RCHIN,	Output=LCHOUT/RCHOUT, V <sub>IN</sub> =-10dE	3V, Line Select=\$	Stereo,		
Output Gain	VGS	Lch/RchOUT		-3.5	-1.5	+0.5	dB
Max output voltage	Vos	Lch/RchOUT	THD=1%, Filter=A-filter	1.75			Vrms
Total harmonic distortion rate	THDS	Lch/RchOUT	Filter=A-filter		0.03	0.1	%
Output noise voltage	VNOS	Lch/RchOUT	Filter=A-filter		-85.0	-75.0	dBV
Vocal removal rate		Lch/RchOUT		-21.5	-17.5	-14.5	
Input impedance	ZiS	Lch/RchIN		75	100	125	kΩ
Output impedance	ZoS	Lch/RchOUT	V <sub>O</sub> =0dBV	0.75	1.5	3.0	kΩ
[Mic Sum-AMP] Stereo signal outside	e connection mod	es, Input=IN1/IN2, Out	put=SUMOUT, V <sub>IN</sub> =-10dBV				
Output Gain	VG <sub>MS</sub>	SUMOUT		+4.0	+5.5	+7.0	dB
Max output voltage	Vo <sub>MS</sub>	SUMOUT	THD=1%, Filter=A-filter	1.75			Vrms
Total harmonic distortion rate	THD <sub>MS</sub>	SUMOUT	Filter=A-filter		0.05	0.5	%
Output noise voltage	VNO <sub>MS</sub>	SUMOUT	Filter=A-filter		-77.0	-70.0	dBV
Input impedance	Zi <sub>MS</sub>	IN1/IN2		45	60	75	kΩ
Output impedance	Zo <sub>MS</sub>	SUMOUT	V <sub>O</sub> =0dBV	1.0	2.0	4.0	kΩ
[ECHO Sum-AMP] Stereo signal outs	side connection m	odes, Input=SUMIN/E	CHOIN, Output=OUT, V <sub>IN</sub> =-10dBV				
Output Gain	VG <sub>ES</sub>	OUT		+4.0	+5.5	+7.0	dB
Max output voltage	VoES	OUT	THD=1%, Filter=A-filter	1.75			Vrms
Total harmonic distortion rate	THD <sub>ES</sub>	OUT	Filter=A-filter		0.05	0.5	%
Output noise voltage	VNOES	OUT	Filter=A-filter		-77.0	-70.0	dBV
Input impedance	Zi <sub>ES</sub>	SUMIN/ECHOIN		45	60	75	kΩ
Output impedance	Zo <sub>ES</sub>	OUT	V <sub>O</sub> =0dBV	1.0	2.0	4.0	kΩ

## Package Dimensions unit:mm (typ)

3247A



### **Pin Assignment**



Top view

### **Block Diagram**



Pin De	Pin Descriptions										
Pin No.	Pin Name	Voltage	Description	Equivalent circuit							
1 36	MICIN1 MICIN2	V <sub>DD</sub> /2	Mic signal input 1 Mic signal input 2								
2 35	ALC1 ALC2		Auto level control terminal 1 Auto level control terminal 2								
3 34	MICNF1 MICNF2		Mic feedback signal input terminal 1 Mic feedback signal input terminal 2								
4 33	MICOUT1 MICOUT2		Mic signal output terminal 1 Mic signal output terminal 2								
5 32	IN1 IN2		Mic volume input terminal 1 Mic volume input terminal 2								
6	VREF		Internal standard voltage	Continued to the next page							

Continue	d from the previo	us page.		
Pin No.	Pin Name	Voltage	Description	Equivalent circuit
7	SUMOUT/SELOUT		[CS terminal = "L"] Mic volume 1/2 sum output [CS terminal = "H"] Selector output terminal	
8	SUMIN/SELIN		[CS terminal = "L"] Delay signal input [CS terminal = "H"] Selector input terminal	
9	OUT/RCHOUT		[CS terminal = "L"] ECHOIN signal, MICSUM signal sum output [CS terminal = "H"] Rch output	
10	FEEDIN/LCHOUT		[CS terminal = "L"] Echo feed back signal input [CS terminal = "H"] Lch output	
11	ECHOIN		Echo signal input (Echo volume input)	
12	ECHOOUT		Echo signal output	

	ed from the previ		_	
Pin No.	Pin Name	Voltage	Description	Equivalent circuit
13 14	LPF1 LPF2		LPF input terminal 1 LPF input terminal 2	
15 24	D/A A/D		Terminal for A/D Terminal for D/A	
16	GND		Analog GND	
17 18	NC/RCHIN NC/LCHIN		Rch input terminal Lch input terminal	
19	SDA	0V/3.3V	I <sup>2</sup> C bus SDA terminal	
20 21	SCL CS	0V/3.3V	I <sup>2</sup> C bus SCL terminal MODE select terminal	
22	OSC		Oscillator circuit adjustment terminal	

Continue	Continued from the previous page.										
Pin No.	Pin Name	Voltage	Description	Equivalent circuit							
23	DC3V	3.3V	Power source for logic block								
25	NF		Terminal for A/D								
26	AAF1		AAF input terminal 1								
27 28	AAF2 AAF3		AAF input terminal 2 AAF input terminal 3								
29	NC/FILTER		Filter input terminal								
30	V <sub>DD</sub>		Supply voltage								
31	ALCDETV		ALC setting voltage input terminal								

### Sample Application Circuit (Mic-Gain = +38dB)

Stereo signal internal connection modes



Stereo signal outside connection modes



### **Control Data Structure (Serial Data Input)**

The setting of LC75106 can be controlled with  $I^2C$  Bus.

All the settings can be controlled by  $I^2C$  Bus at the stereo signal internal connection modes (CS terminal = "H"), and all the volumes except the stereo source control can be set at the stereo signal outside connection modes (CS terminal = "L"). The karaoke system can be made from external resistance by doing  $I^2C$  Bus Line in Pull Up at the stereo signal outside connection modes.

1) The explanation of I<sup>2</sup>C Bus

I<sup>2</sup>C Bus (Inter IC Bus) is the bus system which the PHILIPS company developed.

It does controls such as the start, the stop by two control signals of SDA (Serial Data) and SCL (Serial Clock). The output of each signal is open drain and forms out of wired OR.



S; Start condition/P; Stop condition/ACK; Acknowledge

Data is transmitted in the MSB first.

1 unit is composed of 8 bits and ACK is put back from the slave to confirm.

Slave IC reads data with rising edge of SCL.

Master IC changes data by falling edge in SCL.

### 2) The control register

Table1 Slave Address

MSB							LSB
0	0	1	1	1	0	0	0
	F104'		1 .	T. 1 1	1 .		1 ((0)) C

Note; LC75106 is reception exclusive use. It depends and it uses LSB by the "0" fixation.

• I<sup>2</sup>C data

E	Sub Address		Data							
Function	BINARY	HEX	D7	D6	D5	D4	D3	D2	D1	D0
Stereo line select/Mic1 volume	0000 0001	01	LD2	LD1	LD0	KEY	M1D3	M1D2	M1D1	M1D0
Mic2 volume/Test	0000 0010	02	M2D3	M2D2	M2D1	M2D0	TEST3	TEST2	TEST1	TEST0
Delay time/ECHO volume	0000 0011	03	0	DT2	DT1	DT0	0	ED2	ED1	ED0
Feed back volume	0000 0100	04	0	FB2	FB1	FB0	0	0	0	0

_						10100	-	
Con №	trol Data Desc Control Part/ Data	riptio	n			Do	scription	Related Data
						De		
(1)	Line select LD2	• I he o	data deterr	r –	<u>г</u>	r		CS="H"
	LD1		LD2	LD1	LD0			
	LD0		0	0	0		ereo output (Initial setting)	
			0	0	1		h Mono output	
			0	1	0		ch Mono output	
			0	1	1		-R/2 output	
			1	0	0		ocal cut output	
			1	0	1		eserve	
			1	1	0		eserve	
			1	1	1	R	eserve	
(2)	External key control switching data key	•This	data deter	mines rout	te where e	xternal key	control is used.	CS="H"
			KEY	Externa	l key contr	ol		
			0	Invalid (	Initial setti	ng)		
			1	valid				
(3)	Microphone volume gain setting data	•The o	data deterr	mines the	gain of MI	CIN 1/2.		
	M1D3 M1D2		M1D3	M1D2	M1D1	M1D0		
	M1D1		M2D3	M2D2	M2D1	M2D0		
	M1D0		0	0	0	0	0dB (Initial setting)	
	M2D3		0	0	0	1	-2dB	
	M2D2		0	0	1	0	-4dB	
	M2D1 M2D0		0	0	1	1	-6dB	
	ML200		0	1	0	0	-8dB	
			0	1	0	1	-10dB	
			0	1	1	0	-12dB	
			0	1	1	1	-14dB	
			1	0	0	0	-16dB	
			1	0	0	1	-18dB	
			1	0	1	0	-20dB	
			1	0	1	1	-23dB	
			1	1	0	0	-26dB	
			1	1	0	1	-29dB	
			1	1	1	0	-32dB	
			1	1	1	1	-∞	
(4)	Delay time setting data	•The o	data deterr	mines dela	y time for	echo.		
	DT2		DT2	DT1	DT0			
	DT1 DT0		0	0	0	0	FF	
			0	0	1	75	ims (Initial setting)	
			0	1	0		00ms	
			0	1	1	12	25ms	
			1	0	0	15	50ms	
			1	0	1	17	′5ms	
			1	1	0	20	00ms	

	nued from the previo	ous page						r
No	Control Part/ Data	Description					Related Data	
(5)	Echo volume gain setting data ED2 ED1 ED0	•The d	•The data determines gain of echo output.					
			ED2	ED1	ED0			
			0	0	0	0dB (Initial setting)		
	200		0	0	1	-2dB		
			0	1	0	-4dB		
			0	1	1	-6dB		
			1	0	0	-9dB		
			1	0	1	-12dB		
			1	1	0	-15dB		
			1	1	1	_∞		
(6)	Feedback volume gain setting data FB2 FB1 FB0	•The d	•The data determines feedback volume for echo.					
			FB2	FB1	FB0			
			0	0	0	-4dB (Initial setting)		
			0	0	1	-6dB		
			0	1	0	-9dB		
			0	1	1	-12dB		
			1	0	0	_∞		
			1	0	1	Reserve		
			1	1	0	Reserve		
			1	1	1	Reserve		
(7)	LSI test data TEST3 TEST2 TEST1 TEST0	•Data for LSI testing TEST3 to TEST0 should be set to "0".						

### Control with external parts

LC75106 can adjust the setting with external parts at the stereo signal outside connection modes. (1) Delay time setting

Delay time	external Resistance	OSC Freq	Note
75ms	30kΩ	2.458MHz	
100ms	47kΩ	1.843MHz	
120ms	56k $\Omega$	1.536MHz	
150ms	75kΩ	1.228MHz	
190ms	187kΩ	0.970MHz	

The Delay time changes if the CR oscillation frequency with built-in LC75106 is adjusted.

### (2) Mic-Volume/ECHO Volume setting

When Mic Volume and ECHO Volume are set with external parts, it is possible to set it in the ratio of R1 and R2 as shown in the figure below.

4 5	Gain	R1	R2	Note
	-2dB	10.284kΩ	39.716kΩ	
	-4dB	18.452kΩ	31.548kΩ	
	-6dB	24.941kΩ	25.059kΩ	
•]	-8dB	30.095kΩ	19.905kΩ	
R2 <b>≩</b>	-9dB	32.259kΩ	17.741kΩ	
$\checkmark$	-10dB	34.189kΩ	15.811kΩ	
VREF	-12dB	37.441kΩ	12.559kΩ	
	-14dB	40.024kΩ	9.976kΩ	
	-15dB	41.109kΩ	8.891kΩ	
	-16dB	42.076kΩ	7.924kΩ	
	-18dB	43.705kΩ	6.295kΩ	
	-20dB	45.000kΩ	5.000kΩ	
	-23dB	46.460kΩ	3.540kΩ	
	-26dB	47.494kΩ	2.506kΩ	
	-29dB	48.226kΩ	17.74kΩ	
	-32dB	48.744kΩ	1.256kΩ	
	-∞dB	50.000kΩ	0	

#### (3) Feed Back Volume setting

To prevent the oscillation, the Echo Feed Back signal input terminal has Gain of -4dB. Therefore, please calculate in consideration of the attenuation of -4dB when you set Volume.



	Gain	R1	R2	Note
Ī	-4dB	0	50.000kΩ	
ſ	-6dB	10.284kΩ	39.716kΩ	
	-9dB	18.452kΩ	31.548kΩ	
	-12dB	24.941kΩ	25.059kΩ	
	-∞dB	50.000k $\Omega$	0	

### (4) Mic AMP Gain setting

Mic Amplifier Gain is adjusted according to the resistance value applied to 3pin and 34pin. And low frequency is cut off by connecting condenser.

Mic Amplifier has built-in ALC (Auto Level Control). Output level can be controlled by inputting the standard voltage to 31pin.

1) Mic AMP Gain setting •  $R1 = 56.2k\Omega$ [Mic Gain = 38dB] R2 = R1/Mic Gain = 56.2k/79.4

≈ 680

2) fc setting

$$fc = \frac{1}{2\pi R1 C1}$$

(5) ALC control voltage setting

1) ALC control voltage setting

When the ALC detecting voltage is input to 31pin, the ALC operation level can be set. The setting method becomes as follows.

 $[V_{DD} = 9.0V/1Vrms \text{ setting}]$   $V_{DD}/2 = 9.0/2 = 4.5$   $1Vrms/2 = \sqrt{2} * 1 = 1.414V$ VALC setting voltage = 4.5 - 1.414 = 3.086V (DC)

ALC setting voltage can be set to put resistance between the terminal VREF and the terminal GND. \* The voltage of the terminal VREF depends on the power-supply voltage and changes.

2) ALC attack time/release time setting

The attack time and the release time of ALC can be set with the capacitor between 2pin - VDD and 35pin - VDD.

capacitor	Attack time	Release time	Note
2.2µF	About 60ms	About 6.0s	
1.0μF	About 35ms	About 2.5s	
0.1µF	About 16ms	About 0.25s	



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affimative Action Employer. This literature is subject to all applicable copyright aws and is not for resale in any manner.