CMOS LSI



## **A**

Overview

The LC7538JM is a fully equipped electronic volume IC which permits significant reductions in externally connected components while providing ample volume, balance, loudness, fader, bass and treble control functions.

## Features

- Volume : 81 positions ranging from 0 dB to -79 dB (in 1 dB increments) plus -∞. Separate left and right control provides excellent balance function.
- Loudness : Loudness operation provided by externally attached CR to activate tap at the -20 dB position of the volume ladder resistor.
- Fader : Fader function traversing 16 positions with rear or front attenuated output only (these 16 positions consist of 2 dB step intervals ranging from 0 dB to -20 dB, 5 dB step intervals ranging from -20 dB to -45 dB, plus the end settings of -60 dB and -∞).
- Bass and Treble: Using externally attached C (capacitor), the LC7538JM provides bass-treble mutual 15-position control and formats a NF-form tone control circuit (LUX form).
- On-chip op amplifier for caching applications reduces external components.
- Reduced switching noise with silicon gate CMOS processor.
- All controls performed using serial data input (C<sup>2</sup>B).

## **Specifications**

#### Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0 V$

## Package Dimensions

unit : mm 3204



Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	11	v
	V <sub>IN</sub> max1	CL, DI, CE	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3	v
Maximum input voltage	V <sub>IN</sub> max2	V <sub>IN</sub> max2 LTIN, RTIN, L5dBIN, R5dBIN, L1dBIN, R1dBIN, LFIN, RFIN		v
Allowable power dissipation	Pd max	Ta ≤ 85°C	210	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-50 to +125	°C

SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Beno, Taito-ku, TOKYO, 110 JAPAN

# Allowable Operation Conditions at Ta = 25°C, $V_{SS}$ = 0 V

Parameter	Symbol	Conditions	Ratings			
		Conditions	min	typ	max	Unit
Supply voltage	VDD	*1	7.0		10.0	V
Input high level voltage	VIH	CL, DI, CE	4.0		V <sub>DD</sub>	v
Input low level voltage	VIL	CL, DI, CE	V <sub>SS</sub>		1.0	V
Input amplitude voltage	V <sub>IN</sub>	LTIN, RTIN, L5dBIN, R5dBIN, L1dBIN, R1dBIN, LFIN, RFIN	V <sub>SS</sub>		V <sub>DD</sub>	Vp-p
Input pulse width	t <sub>øW</sub>	CL	1			μs
Setup time	t <sub>SETUP</sub>	CL, DI, CE	1			μs
Hold time	thold	CL, DI, CE	1			μs
Operating Frequency	fopg	CL			500	kHz

Note: 1. A capacitor rated at 2000 pF or less should be installed between all power supply pins and V<sub>SS</sub>.

# Electrical Characteristics at Ta = 25°C, $V_{DD}$ = 9 V, $V_{SS}$ = 0 V

Parameter	Europe al	Sumbal One ditions	Ratings			
	Symbol	Conditions	min	typ	max	- Unit
Total harmonic distortion	THD (1)	V <sub>IN</sub> = 1 Vrms, f = 1 kHz, total overall flat	-	0.04		%
	THD (2)	V <sub>IN</sub> = 1 Vrms, 1 = 20 kHz, total overall flat		0.06		%
Crosstalk	CT	$V_{IN} = 1$ Vrms, f = 1 kHz, total overall flat, Rg = 1 k $\Omega$	60	87		dB
Maximum Output Reduction	Vo min	$V_{IN} = 1$ Vrms, f = 1 kHz, main volume $-\infty$ , fader volume $-\infty$ , C = 1000 µF between Vref and V <sub>SS</sub> for L/R		82		dB
	R <sub>VOL</sub> (1)	5 dB step	15	25	35	kΩ
All Resistance Value	R <sub>VOL</sub> (2)	1 dB step	12	20	28	kΩ
	RFADER		12	20	28	kΩ
	RBASS		48	80	112	kΩ
	RTREBLE		30	50	70	kΩ
Input high level current	ιн	VI = 8 V (CL, CE, DI pins)			10	μΑ
Input low level current	, III	VI = 0 V (CL, CE, DI pins)	-10	1		μA
Output noise voltage	V <sub>N</sub>	All overall flat (IHF-A), Rg = 1 kΩ		7.5	15	μV
Current dissipation	IDD	V <sub>DD</sub> -V <sub>SS</sub> = 10 V		15	21	mA
	R <sub>ON</sub>	CT1	1.8	3.0	4.2	kΩ
		Between CT2 and Vref	0.6	1.0	1.4	kΩ
Analog switch on resistance		Fader S1 to S4	1.8	3.0	4.2	kΩ
			0.6	1.0	1.4	kΩ
		All other cases	6.0	10.0	14.0	kΩ



## **Equivalent Circuit Block Diagram**

## **Test Circuit**

٠

#### a) Total Harmonic Distortion



Unit (resistance: Ω, capacitance: F)

۰.

#### b) Output Noise Voltage

Unit (resistance: Ω, capacitance: F)



#### c) Crosstalk



#### **Pin Assignment**



## **Pin Descriptions**

•

Pin name	Pin No.	Description	Remarks		
LROUT	1	These pins function as output pins for the fader. Output reduction for rear and	<del>ب</del> مور		
LFOUT	2	front is performed separately for each. Attenuation capacity is unified for			
RROUT	36	both left and right. Step positioning is designed using an open circuit so that reception is performed using high impedance.	<b>★</b> L		
RFOUT	35	reception is performed using high impedance.	VSS		
LFIN	3	<ul> <li>When utilizing the fader function, these pins function as input pins.</li> </ul>			
RFIN	34	Low impedance driven.	VS5		
LVREF	4	<ul> <li>These pins are common plns for fader volume, tone and main volume. The pattern impedance connected here should be lowered as much as possible.</li> <li>LVref and RVref are not connected to V<sub>SS</sub>.</li> <li>Connections for LVref and RVref to V<sub>SS</sub> should be established externally to match of energia characterized as the provide presence of the provide prese</li></ul>			
RVREF	33	<ul> <li>match all specifications. Notably, attention should be paid to capacity since capacitors are subject to residual resistance during volume output reduction when installed between LVref (RVref) and V<sub>SS</sub> as is the case with single power sources.</li> <li>Normally, high voltage applied from V<sub>DD</sub>.</li> </ul>			
L1dBOUT	5	These pins are output pins for the 1 dB step attenuator located in the section main volume.			
R1dBOUT	32		AV55 777 A02184		
L1dBIN	6	These pins are input pins for the 1 dB step attenuator located in the section main volume.	v₀₀		
R1dBIN	31	Low Impedance driven.	VSS , , , , , , , , , , , , , , , , , ,		
	7	These pins are output pins for the 5 dB step attenuator located in the section			
R5dBOUT	30	main volume.			
LCT1	9				
LCT2	8	<ul> <li>These pins are for loudness control. Connect a high-band compensation capacitor between CT1 to 5dB IN and a low-band compensation capacitor</li> </ul>			
RCT1	28	between CT2 to Vref.			
RCT2	29				
L5dBIN	10	<ul> <li>These pins are input pins for the 5 dB step attenuator located in the section main volume.</li> </ul>			
R5dBIN	27	Low impedance driven.	VSS #77 A02182		
LTOUT	11	- • These pins are output pins for tone control.			
RTOUT	26	,	Vref AVSS ACZ165		

#### Continued from preceding page.

Pin name	Pin No.	Description	Remarks
LT3	12		
LT2	13	<ul> <li>These pins are for connecting bass and treble compensation for the tone</li> </ul>	۷۵۵-ۍ
LT1	14	circuit.	w
RT3	25	Connect a high-band compensation capacitor between T1 and T2.	
RT2	24	Connect a low-band compensation capacitor between T2 and T3.	vss ,,,,
RT1	23		A02164
LTIN	15	These pins are tone control input pins.	VDD-++
RTIN	22	Low impedance driven.	VSS
V <sub>DD</sub>	16	Supply voltage pin.	
A. V <sub>SS</sub>	21	• Ground pin for on-chip op amp.	A02107
V <sub>SS</sub>	20	Ground pin for internal logic.	Action *
CE	17	<ul> <li>This is the chip enable pin. According to the timing of the switch from high to low, data is written to an internal latch and all analog switches operate.</li> <li>Data transfer with high-level switches to enable.</li> </ul>	
Di	18	<ul> <li>These are input pins for the clock and serial data for control.</li> </ul>	
CL	19		

Equivalent Circuit for Main Volume Section

Unit (resistance: Ω)



ŧ,

Equivalent Circuit for Fader Volume Section



Unit (resistance: Ω)

When data of  $-\infty$  is transferred to main volume control 1 dB step, S1 and S2 open and S3, S4 are turned on simultaneously.



### **Equivalent Circuit for Tone Section**

#### **Control System Timing and Data Format**

Controlling of LC7538JM involves the input of regulating serial data to CE, CL and DI pins. Data format consists of 36 bits composed of an 8-bit address and 28-bit data.



#### Sample Application Circuit

Unit (resistance: Ω, capacitance: F)



A01028 \_

Note: Bipolar electrolytic capacitors should be used as widely as possible where others are not recommended directly.

No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
 Anyone purchasing any products described or contained herein for an above-mentioned use shall:

 ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and employees jointly or severally.

 Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

#### LC7538JM



No. 4799-11/13



٠

#### Loudness External Constant Calculation Sample

First, refer to page 7 where the 5 dB step internal equivalent circuit for the LC7538JM is shown. Using this information, an external constant for loudness can be added to establish a simplified circuit for computation as shown in Figure 1. Computations gaining a 5 dB boost with f = 100 Hz using this configuration are shown in the following. (f = 100 Hz and 5 dB boost)

Within figure 1, when R and C are defined as:

 $R1 = R2 = 10 k\Omega$ 

 $R3 = 1 k\Omega$ 

C1 = Z1, C2 = Z2, then the following equation can be established:

$$VOUT = \frac{\frac{R2 (R3 + Z2)}{R2 + R3 + Z2}}{\frac{R1 \cdot Z1}{R1 + Z1} + \frac{R2 (R3 + Z2)}{R2 + R3 + Z2}} = -20 dB$$

$$VOUT = \frac{\frac{R2 (R3 + 10 \cdot Z2)}{R2 + R3 + 10 \cdot Z2}}{\frac{R1 \cdot 10 \cdot Z1}{R1 + 10 \cdot Z1} + \frac{R2(R3 + 10 \cdot Z2)}{R2 + R3 + 10 \cdot Z2}} = -15 dB$$

thereby resulting in,

 $Z1 \neq 178.3 \text{ k}\Omega$  and  $Z2 = 176 \Omega$ .

Under such conditions where f = 1 kHz, specifications may be satisfied if C (capacitor) having these impedances is supplied externally. The end result is that C1 = 893 pF and C2 = 0.9  $\mu$ F.



Notes for Above Applications

- When the power supply is turned on, the internal analog switch becomes inexact. Until data is set, counter measures such as those required for muting are performed externally.
- In order to prevent crossover into the analog system of high-frequency digital signals transferred to the CL, DI and CE pins, transfer along these signal lines should occur along shielded lines, or the signal lines should be protected by using the grounding pattern or the circuit.
- For volume steps with large attenuation levels (over -20 dB), when the loudness circuit is off the high frequency region (above about 4 kHz) will be attenuated by about 3 dB relative to the low frequency region (about 400 Hz) due to the influence of the resistance of the loudness circuit analog switch. Therefore we recommend using tone control compensation together with the volume step described above.
- When sending data immediately after power on, send data as follows:
- When sending independent left and right data, send data at least four times.

X Leh data X Reh data X Leh data X Ach data X

- Alternatively, when sending data that drives the left and right channels at the same time, send the data at least twice.

VA data X UR data X ····

\*02518