# 1/4-Duty General-Purpose LCD Driver

#### Overview

The LC75836WS-T is 1/4-duty general-purpose microprocessor-controlled LCD driver that can be used in applications such as frequency display in products with electronic tuning. In addition to being able to drive up to 140 segments directly, the LC75836WS-T can also control up to 4 general-purpose output ports.

#### Features

- 1/4 duty, 1/3 bias drive (Up to 140 segment can be displayed.)
- Serial data input supports CCB\* format communication with the system controller (support 3 V operation).
- Serial data control of the power-saving mode based backup function and the all segments forced off function.
- Serial data control of switching between the segment output port and general-purpose output port functions.
- Serial data control of the frame frequency of the common and segment output waveforms.
- Either RC oscillator operating or external clock operating mode can be selected with the serial control data.
- High generality, since display data is displayed directly without the intervention of a decoder circuit.
- The INH pin allows the display to be forced to the off state.
- RC oscillation circuit (with external resistor and capacitor)



# **ON Semiconductor®**

www.onsemi.com



SPQFP48 7x7 / SQFP48

\* Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

See detailed ordering and shipping information on page 17 of this data sheet.

# Specifications

#### Absolute Maximum Ratings at Ta = 25°C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub> 1	CE, CL, DI, INH	-0.3 to +7.0	
	V <sub>IN</sub> 2	OSC, V <sub>DD</sub> 1, V <sub>DD</sub> 2	–0.3 to V <sub>DD</sub> +0.3	V
Output voltage	VOUT	S1 to S35, COM1 to COM4, P1 to P4, OSC	–0.3 to V <sub>DD</sub> +0.3	V
Output current	IOUT1	S1 to S35	300	μA
	IOUT <sup>2</sup>	COM1 to COM4	3	
	IOUT <sup>3</sup>	P1 to P4	5	mA
Allowable power dissipation	Pdmax	Ta = 105°C	50	mW
Operating temperature Topr			-40 to +105	°C
Storage temperature	Tstg		-55 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# Allowable Operating Ranges at Ta = –40 to +105°C, VSS = 0 V

Parameter	Cumbol	Conditions			Ratings		Unit
Faranieter	Symbol		Conditions		typ	max	Unit
Supply voltage	V <sub>DD</sub>	V <sub>DD</sub>		4.5		6.0	V
Input voltage	V <sub>DD</sub> 1	V <sub>DD</sub> 1			2/3V <sub>DD</sub>	V <sub>DD</sub>	V
	V <sub>DD</sub> 2	V <sub>DD</sub> 2			1/3V <sub>DD</sub>	V <sub>DD</sub>	V
Input high-level voltage	VIH1	CE, CL, DI, INH	Ī	0.4V <sub>DD</sub>		6.0	
	V <sub>IH</sub> 2	OSC external c	lock operating mode	0.4V <sub>DD</sub>		V <sub>DD</sub>	V
Input low-level voltage	V <sub>IL</sub> 1	CE, CL, DI, INH	Ī	0		0.2V <sub>DD</sub>	
	VIL2	OSC external c	lock operating mode	0		0.2V <sub>DD</sub>	V
Recommended external resistor for RC oscillation	Rosc	OSC RC oscilla	tor operating mode		39		kΩ
Recommended external capacitor for RC oscillation	Cosc	OSC RC oscilla		1000		pF	
Guaranteed range of RC oscillation	fosc	OSC RC oscilla	19	38	76	kHz	
External clock operating frequency	fCK	OSC external c [Figure 4]	lock operating mode	19	38	76	kHz
External clock duty cycle	DCK	OSC external c [Figure 4]	lock operating mode	30	50	70	%
Data setup time	tds	CL, DI	[Figure 2] [Figure 3]	160			ns
Data hold time	tdh	CL, DI	[Figure 2] [Figure 3]	160			ns
CE wait time	tcp	CE, CL	[Figure 2] [Figure 3]	160			ns
CE setup time	tcs	CE, CL	[Figure 2] [Figure 3]	160			ns
CE hold time	tch	CE, CL	[Figure 2] [Figure 3]	160			ns
High-level clock pulse width	tφH	CL	[Figure 2] [Figure 3]	160			ns
Low-level clock pulse width	tφL	CL	[Figure 2] [Figure 3]	160			ns
Rise time	tr	CE, CL, DI	[Figure 2] [Figure 3]		160		ns
Fall time	tf	CE, CL, DI	[Figure 2] [Figure 3]		160		ns
INH switching time	tc	ĪNH, CE	[Figure 5]	10			μS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Parameter	Symbol	Pin	Conditions		Ratings		Unit
Farameter	Symbol	ГШ	Conditions	min	typ	max	Unit
Hysteresis	V <sub>H</sub>	CE, CL, DI, INH			0.03V <sub>DD</sub>		V
Input high-level	IIH1	CE, CL, DI, INH	V <sub>I</sub> = 6.0 V			5.0	
current	I <sub>IH</sub> 2	OSC	V <sub>I</sub> = V <sub>DD</sub> external clock operating mode			5.0	μA
Input low-level	կլ1	CE, CL, DI, INH	V <sub>1</sub> = 0 V	-5.0			
current	IIL2	OSC	V <sub>I</sub> = 0 V external clock operating mode	-5.0			μA
Output high-level	V <sub>OH</sub> 1	S1 to S35	I <sub>O</sub> = -20 μA	V <sub>DD</sub> -0.9			
voltage	V <sub>OH</sub> 2	COM1 to COM4	I <sub>O</sub> = -100 μA	V <sub>DD</sub> -0.9			v
	V <sub>OH</sub> 3	P1 to P4	I <sub>O</sub> = -1 mA	V <sub>DD</sub> -0.9			
Output low-level	V <sub>OL</sub> 1	S1 to S35	I <sub>O</sub> = 20 μA			0.9	
voltage	V <sub>OL</sub> 2	COM1 to COM4	I <sub>O</sub> = 100 μA			0.9	v
	V <sub>OL</sub> 3	P1 to P4	I <sub>O</sub> = 1 mA			0.9	
Output middle-level voltage *1	V <sub>MID</sub> 1	S1 to S35	1/3 bias I <sub>O</sub> = $\pm 20 \mu A$	2/3V <sub>DD</sub> -0.9		2/3V <sub>DD</sub> +0.9	
-	V <sub>MID</sub> 2	S1 to S35	1/3 bias I <sub>O</sub> = $\pm 20 \mu A$	1/3V <sub>DD</sub> -0.9		1/3V <sub>DD</sub> +0.9	
	V <sub>MID</sub> 3	COM1 to COM4	1/3 bias I <sub>O</sub> = ±100 μA	2/3V <sub>DD</sub> -0.9		2/3V <sub>DD</sub> +0.9	V
	V <sub>MID</sub> 4	COM1 to COM4	1/3 bias I <sub>O</sub> = ±100 μA	1/3V <sub>DD</sub> -0.9		1/3V <sub>DD</sub> +0.9	
Oscillator frequency	fosc	OSC	RC oscillator operating mode Rosc = 39 k $\Omega$ , Cosc = 1000 pF	30.4	38	45.6	kHz
Current drain	I <sub>DD</sub> 1	V <sub>DD</sub>	Power-saving mode			10	
	I <sub>DD</sub> 2	V <sub>DD</sub>	V <sub>DD</sub> = 6.0 V output open RC oscillator operating mode fosc = 38 kHz		350	700	
	I <sub>DD</sub> 3	V <sub>DD</sub>	$V_{DD} = 6.0 \text{ V output open}$ External clock operating mode $f_{CK} = 38 \text{ kHz}$ $V_{IH}2 = 0.5 \text{V}_{DD}$ $V_{IL}2 = 0.1 \text{V}_{DD}$		450	900	μA

#### Electrical Characteristics for the Allowable Operating Ranges

Note: \*1 Excluding the bias voltage generation divider resistors built in the VDD1 and VDD2. (See Figure 1.)



Figure 1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### 1. When CL is stopped at the low level





2. When CL is stopped at the high level





3. OSC pin clock timing in external clock operating mode



Figure 4



Top view

#### **Block Diagram**



### Pin Functions

Symbol	Pin No.	Function	Active	I/O	Handling when unused
S1/P1 to S4/P4 S5 to S34	1 to 4 5 to 34	Segment outputs for displaying the display data transferred by serial data input. The S1/P1 to S4/P4 pins can be used as general-purpose output ports when so set up by the control data.		0	OPEN
S35	39				
COM1 to COM4	35 to 38	Common driver outputs. The frame frequency is fo [Hz].	-	0	OPEN
OSC	44	Oscillator connection. An oscillator circuit is formed by connecting an external resistor and capacitor to this pin. This pin can be used as the external clock input pin if external clock operating mode is selected with the control data.	-	I/O	V <sub>DD</sub>
CE	46	Serial data transfer inputs. Must be connected to the controller.	Н	I	GND
CL	47	CE: Chip enable		I	
DI	48	CL: Synchronization clock DI: Transfer data	-	I	
ĪNĦ	45	Display off control input • $\overline{\text{INH}}$ = low (V <sub>SS</sub> )Display forced off S1/P1 to S4/P4 = low (V <sub>SS</sub> ) (These pins are forcibly set to the segment output port function and held at the V <sub>SS</sub> level.) S5 to S35 = low (V <sub>SS</sub> ) COM1 to COM4 = low (V <sub>SS</sub> ) OSC = Z (high impedance) RC oscillation stopped Inhibits external clock input. • $\overline{\text{INH}}$ = high (V <sub>DD</sub> )Display on RC oscillation enabled (RC oscillator operating mode) Enables external clock input (external clock operating mode). However, serial data transfer is possible when the display is forced off.	L	I	GND
V <sub>DD</sub> 1	41	Used to apply the LCD drive 2/3 bias voltage externally.	-	I	OPEN
V <sub>DD</sub> 2	42	Used to apply the LCD drive 1/3 bias voltage externally.	-	I	OPEN
V <sub>DD</sub>	40	Power supply pin. A power voltage of 4.5 to 6.0 V must be applied to this pin.	-	-	-
V <sub>SS</sub>	43	Ground pin. Must be connected to ground.	-	-	-

#### Serial Data Transfer Formats

1. When CL is stopped at the low level



Note: DD is the direction data.

#### 2. When CL is stopped at the high level



Note: DD is the direction data.

- CCB address ...... "46H"
- D1 to D140 ..... Display data
- FC0 to FC2 ...... Common/segment output waveform frame frequency control data
- P0 to P2 ...... Segment output port/general-purpose output port switching control data
- OC ..... RC oscillator operating mode/external clock operating mode switching control data
- SC ..... Segments on/off control data
- BU ...... Normal mode/power-saving mode control data

## Serial Data Transfer Example

• When 109 or more segments are used All 192 bits of serial data must be sent.

8 bit 0 1 1 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3	D1_D2	48 bit
0 1 1 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3	D37_D38	
0 1 1 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3	D73 D74	
0 1 1 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3	D109 D110	D131 D132 D133 D134 D135 D136 D137 D138 D139 D140 O O O O O O O O O O O O O O O O O O O

• When fewer than 109 segments are used

Either 48, 96, or 144 bits of serial data must be sent, depending on the number of segments to be used. However, the serial data shown below (the D1 to D36 display data and the control data) must always be sent.



#### **Control Data Functions**

1. FC0 to FC2: Common/segment output waveform frame frequency control data

These control data bits set the frame frequency of the common and segment output waveforms.

(	Control data	a	Frame frequency fo [Hz]
FC0	FC1	FC2	Traine frequency to [fiz]
1	1 0		fosc/768,f <sub>CK</sub> /768
1	1 1 0 0		fosc/576,f <sub>CK</sub> /576
0			fosc/384,f <sub>CK</sub> /384
0	0	1	fosc/288,f <sub>CK</sub> /288
0	1	0	fosc/192,f <sub>CK</sub> /192

2. P0 to P2: Segment output port/general-purpose output port switching control data

These control data bits switch the segment output port/general-purpose output port functions of the S1/P1 to S4/P4 output pins.

	Control data	l		Output pin state				
P0	P1	P2	S1/P1	S2/P2	S3/P3	S4/P4		
0	0	0	S1	S2	S3	S4		
0	0	1	P1	S2	S3	S4		
0	1	0	P1	P2	S3	S4		
0	1	1	P1	P2	P3	S4		
1	0	0	P1	P2	P3	P4		

Note: Sn (n = 1 to 4): Segment output ports

Pn (n = 1 to 4): General-purpose output ports

Note that when the general-purpose output port function is selected, the correspondence between the output pins and the display data will be that shown in the table.

Output pin	Corresponding display data
S1/P1	D1
S2/P2	D5
S3/P3	D9
S4/P4	D13

For example, if the general-purpose output port function is selected for the S4/P4 output pin, that output pin will output a high level ( $V_{DD}$ ) when the display data D13 is 1, and a low level ( $V_{SS}$ ) when the D13 is 0.

3. OC: RC oscillator operating mode/external clock operating mode switching control data.

This control data bit switches the OSC pin function

(either RC oscillator operating mode or external clock operating mode).

OC	OSC pin function
0	RC oscillator operating mode
1	External clock operating mode

Note: An external resistor, Rosc, and an external capacitor, Cosc, must be connected to the OSC pin if RC oscillator operating mode is selected.

#### 4. SC: Segment on/off control data

This control data bit controls the on/off state of the segments.

SC	Display state	
0	On	
1	Off	

Note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins.

#### 5. BU: Normal mode/power-saving mode control data

This control data bit selects either normal mode or power saving mode.

BU	Mode	
0	Normal mode	
1	Power saving mode. $\left(\begin{array}{c} In \ RC \ oscillator \ operating \ mode \ (OC = 0), \ the \ OSC \ pin \ oscillator \ is \ stopped, \ and \ in \ external \ clock \ operating \ mode \ (OC = 1), \ acceptance \ of \ the \ external \ clock \ is \ stopped. \ In \ this \ mode \ the \ common \ and \ segment \ output \ pins \ go \ to \ the \ V_{SS} \ levels. \ However, \ S1/P1 \ to \ S4/P4 \ output \ pins \ that \ are \ set \ to \ be \ general-purpose \ output \ ports \ by \ the \ control \ data \ P0 \ to \ P2 \ can \ be \ used \ as \ general-purpose \ output \ ports. \ \ begin{tabular}{lllllllllllllllllllllllllllllllllll$	

# Display Data and Output Pin Correspondence

Output pin	COM1	COM2	COM3	COM4
S1/P1	D1	D2	D3	D4
S2/P2	D5	D6	D7	D8
S3/P3	D9	D10	D11	D12
S4/P4	D13	D14	D15	D16
S5	D17	D18	D19	D20
S6	D21	D22	D23	D24
S7	D25	D26	D27	D28
S8	D29	D30	D31	D32
S9	D33	D34	D35	D36
S10	D37	D38	D39	D40
S11	D41	D42	D43	D44
S12	D45	D46	D47	D48
S13	D49	D50	D51	D52
S14	D53	D54	D55	D56
S15	D57	D58	D59	D60
S16	D61	D62	D63	D64
S17	D65	D66	D67	D68
S18	D69	D70	D71	D72

Output pin	COM1	COM2	COM3	COM4
S19	D73	D74	D75	D76
S20	D77	D78	D79	D80
S21	D81	D82	D83	D84
S22	D85	D86	D87	D88
S23	D89	D90	D91	D92
S24	D93	D94	D95	D96
S25	D97	D98	D99	D100
S26	D101	D102	D103	D104
S27	D105	D106	D107	D108
S28	D109	D110	D111	D112
S29	D113	D114	D115	D116
S30	D117	D118	D119	D120
S31	D121	D122	D123	D124
S32	D125	D126	D127	D128
S33	D129	D130	D131	D132
S34	D133	D134	D135	D136
S35	D137	D138	D139	D140

Note: Applies when the S1/P1 to S4/P4 output pins are set to their segment output function.

For example, the table below lists the output states for the S21 output pin.

Display data		Output size (COA) state			
D81	D82	D83	D84	Output pin (S21) state	
0	0	0	0	The LCD segments corresponding to COM1, COM2, COM3, and COM4 are off.	
0	0	0	1	The LCD segment corresponding to COM4 is on.	
0	0	1	0	The LCD segment corresponding to COM3 is on.	
0	0	1	1	The LCD segments corresponding to COM3 and COM4 are on.	
0	1	0	0	The LCD segment corresponding to COM2 is on.	
0	1	0	1	The LCD segments corresponding to COM2 and COM4 are on.	
0	1	1	0	The LCD segments corresponding to COM2 and COM3 are on.	
0	1	1	1	The LCD segments corresponding to COM2, COM3, and COM4 are on.	
1	0	0	0	The LCD segment corresponding to COM1 is on.	
1	0	0	1	The LCD segments corresponding to COM1 and COM4 are on.	
1	0	1	0	The LCD segments corresponding to COM1 and COM3 are on.	
1	0	1	1	The LCD segments corresponding to COM1, COM3, and COM4 are on.	
1	1	0	0	The LCD segments corresponding to COM1 and COM2 are on.	
1	1	0	1	The LCD segments corresponding to COM1, COM2, and COM4 are on.	
1	1	1	0	The LCD segments corresponding to COM1, COM2, and COM3 are on.	
1	1	1	1	The LCD segments corresponding to COM1, COM2, COM3, and COM4 are on.	

# Output Waveforms (1/4-Duty 1/3-Bias Drive Scheme)

	fo[Hz]
COM1	Image: Second
COM2	Image: Constraint of the second se
COM3	- VDD - VDDD - VDDD - VDDD - VDDD - VDDD - VDDD - VDDDD - VDDD - VDDDD - VDDD
COM4	- VDD - VDDD - VDDD - VDDD - VDDD - VDDD - VDDDD - VDDD - VDDD - VDDDD - VDDD
LCD driver output when all LCD segments corresponding to COM1, COM2, COM3, and COM4 are off.	- VDD - VDD - VDD1 - VDD1 - VDD2 - OV
LCD driver output when only LCD segments corresponding to COM1 are on.	Image: Second
LCD driver output when only LCD segments corresponding to COM2 are on.	Image: state
LCD driver output when LCD segments corresponding to COM1 and COM2 are on.	Image: Second
LCD driver output when only LCD segments corresponding to COM3 are on.	Image: state
LCD driver output when LCD segments corresponding to COM1 and COM3 are on.	Image:
LCD driver output when LCD segments corresponding to COM2 and COM3 are on.	VDD - VDDD - VDDD - VDDD - VDDD - VDDD - VDDD - VDDD - VDDD - VDDD - VDDD
LCD driver output when LCD segments corresponding to COM1, COM2, and COM3 are on.	Image: Constraint of the second se
LCD driver output when only LCD segments corresponding to COM4 are on.	Image: state
LCD driver output when LCD segments corresponding to COM2, and COM4 are on.	Image: second
LCD driver output when all LCD segments corresponding to COM1, COM2, COM3, and COM4 are on.	VDD VDD VDD1 VDD2 VDD2

Control data				
FC0	FC1	FC2	Frame frequency fo [Hz]	
1	1	0	fosc/768,f <sub>CK</sub> /768	
1	1	1	fosc/576,f <sub>CK</sub> /576	
0	0	0	fosc/384,f <sub>CK</sub> /384	
0	0	1	fosc/288,f <sub>CK</sub> /288	
0	1	0	fosc/192,f <sub>CK</sub> /192	

# Display Control and the INH Pin

Since the LSI internal data (the display data D1 to D140 and the control data) is undefined when power is first applied, applications should set the  $\overline{INH}$  pin low at the same time as power is applied to turn off the display. (This sets the S1/P1 to S4/P4, S5 to S35, and COM1 to COM4 pins to the VSS level.) and during this period send serial data from the controller. The controller should then set the  $\overline{INH}$  pin high after the data transfer has completed. This procedure prevents meaningless displays at power on.

(See Figure 5.)



Notes: t1>0 tc…10µs min



#### Notes on Controller Transfer of Display Data

Since the LC75836WS-T transfer the display data (D1 to D140) in four separate transfer operations, we recommend that applications make a point of completing all four data transfers within a period of less than 30 ms to prevent observable degradation of display quality.

#### **OSC Pin Peripheral Circuit**

(1) RC oscillator operating mode (control data OC = 0)
An external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and GND if RC oscillator operating mode is selected.



(2) External clock operating mode (control data OC = 1)

When the external clock operating mode is selected, insert a current protection resistor Rg (4.7 to 47 k $\Omega$ ) between the OSC pin and external clock output pin (external oscillator). Determine the value of the resistance according to the allowable current value at the external clock output pin. Also make sure that the waveform of the external clock is not heavily distorted.



Note: Allowable current value at external clock output pin >  $\frac{V_{DD}}{Rg}$ 

#### **Sample Application Circuit 1**



- \*2: The pins to be connected to the controller (CE, CL, DI, INH) can handle 3 V.
- \*3: In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. If external clock operating mode is selected, a current protection resistor, Rg (4.7 to 47 kΩ), must be inserted between the external clock output pin (on the external oscillator) and the OSC pin. (See the "OSC Pin Peripheral Circuit" section.)
- \*4: When a capacitor except the recommended external capacitance (Cosc = 1000 pF) is connected to the OSC pin, it should be in the range 220 to 2200 pF.

#### **Sample Application Circuit 2** General-purpose (P1) 1/4 Duty, 1/3 Bias (for use with large panels) Output ports (P2) Used for functions (P3), such as backlight (P4) control OSC COM1 VDD +5V \*3 COM2 COM3 V<sub>DD</sub>1 COM4 -CD panel (up to 140 segments) R V<sub>DD</sub>2 P1/S1 P2/S2 Vss P3/S3 7/7 777 777 777 777 P4/S4 S5 10kΩ≥R≥1kΩ C≥0.047µF INH CE From the controller CL S34 DI S35

- \*2: The pins to be connected to the controller (CE, CL, DI, INH) can handle 3 V.
- \*3: In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. If external clock operating mode is selected, a current protection resistor, Rg (4.7 to 47 k $\Omega$ ), must be inserted between the external clock output pin (on the external oscillator) and the OSC pin. (See the "OSC Pin Peripheral Circuit" section.)
- \*4: When a capacitor except the recommended external capacitance (Cosc = 1000 pF) is connected to the OSC pin, it should be in the range 220 to 2200 pF.

#### **Package Dimensions** unit : mm

# SPQFP48 7x7 / SQFP48 CASE 131AJ ISSUE A



DDD = Additional Traceability Data \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "., may or may not be present.

XXXXXXXX

YMDDD

NOTE: The measurements are not to guarantee but for reference only.

0.50

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

0.28

8

#### **ORDERING INFORMATION**

Device	Package	Shipping (Qty / Packing)
LC75836WS-T-E	SPQFP48 7x7 / SQFP48 (Pb-Free)	500 / Tray Foarm

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor and test set and/or specifications. The support set of any such unintended or unauthorized application. Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates,