CMOS LSI



Preliminary

Overview

The LC8214 is a facsimile controller comprising a CPU, CPU peripheral circuits, image processor, dot change detector for image data compression and expansion, thermal print head interface, I/O ports and other facsimile functions on a single chip. It can be connected to 9,600bps modem (LC8920, LC89201) or 14.4Kbps modem (LC8921) modem and RAM, ROM, LCD controller and other circuits to form a high-performance, low-cost facsimile system.

Features

- High-speed 16-bit CPU (65C816), 8MHz cycle
- 16MB program space
- MH/MR/MMR format encoding
- 64-gradation half-tone processing (dither method, error diffusion method)
- Image content separation (character, pictures, screens)
- 8Kpels/line image processing
- Shading correction for all pels
- AGC, 8-bit A/D converter
- · Picture element density conversion
- TPH interface (strobe division: 1, 2, and 4 strobe, latchless head)
- · Transmit/receive stepping motor interface
- 5-channel 16-bit timer
- 6-channel DMA controller (4MB/s max.)
- 6 to 69 I/O ports
- Single 5V supply
- CMOS process for low-power dissipation

Package Dimensions

Unit: mm

3210-SQFP208



Block Diagram



Pin Assignment

Number	Name	VO ¹	Function	
1	V _{SS}	P	Ground connection pin	
2	RESET	I	Reset signal	
3	RD	0	Read signal from CPU	
4	WR	0	Write signal from CPU	
5	ROMCS	0	Program ROM chip select signal	
6	RAMCS	0	Work RAM chip select signal	
7	INTO	I	External interrupt request signals	
8	D7	В		
9	D6	В		
10	D5	B		
11	D4	B	 Data bus	
12	D3	В		
13	D2	В		
14	D1	В		
15	DO	B	7	
16	V _{DD}	P	Supply pin	
17	V _{SS}	P	Graund connection pin	
18	IOCSO	0		
19	IOCS1	0	External I/O chip select signals	
20	MCS	0		
21	INT19/PD3	B		
22	INT10/PD2	В	External interrupt request signals/General-purpose port D	
23	EMU	 	ICE monitor in-operation signal	
24	A23/PD7	В		
25	A22/PD6	В	-	
26	A21/PD5	B	Address bus/General-purpose port D	
27	A20/PD4	В		
28	A19	0		
29	A18	0		
30	A17	0	Address bus	
31	A16	0		
32	RES	0	ICE reset signal	
33	R/W		ICE read/write signal	
34	VDD		Supply pin	
35	V _{SS}	P	Ground connection pin	
36	¢2	0	ICE system clock	
37		0	ICE interrupt request signal	
38	VP	В	ICE vector address signal	
39	RDY	0	ICE ready signal	
40	BE	0	ICE bus enable signal	
41	VPA		ICE valid program address signal	
42	VDA	 	ICE valid data address signal	
		1	Non-maskable interrupt request signal	

.

Number	Name	٧Ot	Function
44	A15	0	
45	A14	0	
46	A13	0	
47	A12	0	Address bus
48	A11	0	
49	A10	0	
50	A9	0	
51	AB	0	
52	V _{DD}	Р	Supply pin
53	V _{SS}	Р	Ground connection pin
54	A7	0	
55	A6	0	
56	A5	0	
57	A4	0	Address bus
58	A3	0	
59	A2	0	
60	A1	0	
61	A0	0	
62	BACK/PD1	В	CPU bus acknowledge signal/General-purpose port D
63	BREQ/PD0	В	CPU bus request signal/General-purpose port D
64	IOWR/PH7	В	External I/O device write signal/General-purpose port H
65	IORD/PH6	В	External I/O device read signal/General-purpose port H
66	DACK/PH5	В	External I/O device DMA acknowledge signal/General-purpose port H
67	DREQ/PH4	В	External I/O device DMA request signal/General-purpose port H
68	V _{DD}	P	Supply pin
69	V _{SS}	Р	Ground connection pin
70	PROTECT/PH1	8	Head protection abnormality signal input/General-purpose port H
71	HVON/PH0	В	Head voltage ON/OFF control signal/General-purpose port H
72	EXRDY/PA7	В	External ready signal/General-purpose port A
73	LEDON/PA6	В	LED ON control signal/General-purpose port A
74	PA5	В	
75	PA4	В	
76	PA3	В	General-purpose port A
77	PA2	В	
78	PA1	В	
79	PAO	В	
80	TCLK1/PH3	В	Timer external clock inputs/General-purpose port H
81	TCLK0/PH2	В	
82	EXCLK/PF2	В	TPH control external clock/General-purpose port F
83	MPX/PC7	В	DRAM address multiplexed signal/General-purpose port C
84	CAS/PC6	В	DRAM address strobes/General-purpose port C
85	RAS/PC5	В	
86	V _{DD}	Р	Supply pin
87	V _{SS}	Р	Ground connection pin

Number	Name	VO ¹	Function	
88	XTAL1	I	Crystal oscillator connection pins	
89	XTAL2	0		
90	XTALOUT	0	Clock output	
91	CLKIN	I	System clock input	
92	ASAMP/PB7	В	Sampling point monitor signal/General-purpose port B	
93	DTR/PB6	В		
94	DSR/PB5	В		
95	CTS/PB4	В		
96	RTS/PB3	В	8251 interface/General-purpose port B	
97	TRCLK/PB2	B		
98	RXD/PB1	В		
99	TXD/PB0	В		
100	VBAT	Р	Backup supply pin	
101	BACKUP	ł	Power-down signal	
102	ROSC1	l		
103	ROSC2	0	HTC crystal oscillator connection pins	
104	V _{DD}	Р	Supply pin	
105	V _{SS}	Р	Ground connection pin	
106	STB3/PF7	В		
107	STB2/PF6	В		
108	STB1/PF5	В	B TPH strobe signals/General-purpose port F	
109	STB0/PF4	В		
110	LATCH/RXD/PF3	В	TPH data latch signal/Serial I/O receive data/General-purpose port F	
111	PDATA/TXD/PF1	В	TPH output data/Serial I/O transmit data/General-purpose port F	
112	PCK/SCLK/PF0	В	TPH data transmission clock/Serial I/O clock/General-purpose port F	
113	IA14	0		
114	IA13	0		
115	IA12	0		
116	IA11	0	Image processor memory address bus	
117	IA10	0		
118	IA9	0		
119	IA8	0		
120	V _{DD}	P	Supply pin	
121	V _{ss}	Р	Ground connection pin	
122	IA7	0		
123	IA6	0		
124	IA5	0		
125	IA4	0		
126	IA3	0	Image processor memory address bus	
127	IA2	0		
128	IA1	0		
129	1A0	0	7	
130	IRD	0	Image processor memory read signal	
131	IWR	0	Image processor memory write signal	
132	ĪCS	0	Image processor memory chip select	

Number	Name	1/O ¹	Function	
133	SH	0	Image sensor start pulse	
134	RS	0	Image sensor reset pulse	
135	ACLK1	0	Image sensor transmission clocks	
136	ACLK2	0		
137	ICLK/PI6	В	Image processor external clock/General-purpose port I	
138	V _{DD}	Р	Suppty pin	
139	V _{SS}	Р	Ground connection pin	
140	ID7	В		
141	ID6	В		
142	ID5	В		
143	ID4	В	Imago processor momoru data bun	
144	ID3	В	Image processor memory data bus	
145	ID2	В		
146	ID1	В		
147	ID0	В		
148	RM3/PE7	В		
149	RM2/PE6	В		
150	RM1/PE5	В	 Receive motor phase signals/General-purpose port E 	
151	RM0/PE4	В		
152	TM3/PE3	В	· · · · · · · · · · · · · · · · · · ·	
153	TM2/PE2	В		
154	TM1/PE1	В	Transmit motor phase signals/General-purpose port E	
155	TM0/PE0	В		
156	V _{DD}	P	Supply pin	
157	V _{SS}	Р	Ground connection pin	
158	AV _{DD}	P	Analog supply pin	
159	AIN	I	Analog image signal input	
160	ТЕМР	1	Thermistor input	
161	ATAP	1	Built-in A/D converter reference voltage	
162	AV _{SS}	P	Analog ground connection	
163	GMPX/PC4	В	Image bus DRAM multiplex signal/General-purpose port C	
164	GCAS/PC3	В	Image his DDAM address strahe/Conserval purpose part C	
165	GRAS/PC2	В	Image bus DRAM address strobe/General-purpose port C	
166	MA21/PI5	В		
167	MA20/PI4	В		
168	MA19/PI3	В	Image memory address bue/General surgess part I	
169	MA18/Pl2	В		
170	MA17/PI1	В		
171	MA16/PI0	В	7	
172	VDD	P	Supply pin	
173	V _{SS}	P	Ground connection pin	

Number	Name	VO ¹	Function	
174	MAD15	0		
175	MAD14	0		
176	MAD13	0		
177	MAD12	0		
178	MAD11	0	Image memory address bus/Data bus	
179	MAD10	0		
180	MAD9	0		
181	MAD8	0		
182	MRD	0	Image memory read signal	
183	MWR	0	Image memory write signal	
184	UDS	0	Upper byte data enable	
185	LDS	0	Lower byte data enable	
186	MAST	0	Image memory address strobe	
187	MRDY	0	Image memory access ready output	
188	MBACK/PC1	В	Image bus acknowledge signal/General-purpose port C	
189	MBREQ/PC0	В	Image bus request signal/General-purpose port C	
190	V _{DD}	Р	Supply pin	
191	V _{SS}	P	Ground connection pin	
192	MAD7	В		
193	MAD6	В		
194	MAD5	В		
195	MAD4	В		
196	MAD3	B	Image memory address bus/Data bus	
197	MAD2	В		
198	MAD1	В		
199	MADO	В		
200	SPCLK/PI7	В	Speaker clock output/General-purpose port I	
201	SBSY/PG4	В	Serial port status busy input/General-purpose port G	
202	CBSY/PG3	В	Serial port command busy output/General-purpose port G	
203	SCCLK/PG2	В	Serial port transmission clock/General-purpose port G	
204	STATUS/PG1	В	Serial port status signal input/General-purpose port G	
205	COMMAND/PG0	В	Serial port command signal output/General-purpose port G	
206	TEST1		T	
207	TEST0		Test pins	
208	VDD	Р	Supply pin	

1. I = input, B = bidirectional, O = output, P = power

Pin Functions

CPU periphery (53 pins)

φ2	Output	System clock signal to the 65C816 (ICE). Left open for normal operation.
AES	Output	Reset signal to the 65C816 (ICE). Left open for normal operation.
R/W	Input	Read/write signal from the 65C816 (ICE). Tied low for normal operation.
IRQ	Output	Interrupt request signal to the 65C816 (ICE). Left open for normal operation,
VP	Input/output	65C816 (ICE) interrupt vector address read indicator signal. When the internal CPU is operating, the internal CPU $\overline{\text{VP}}$ signal is output.
RDY	Output	Ready signal to the 65C816 (ICE). Open-drain output pin. Left open for normal operation.
BE	Output	Bus enable signal to the 65C816 (ICE). Left open for normal operation.

LC8214

	1	Volid program address from the CEORIC (IOE) indicator size of Tipd law for some locaration
VPA	Input	Valid program address from the 65C816 (ICE) indicator signal. Tied low for normal operation.
VDA MMI	Input	Valid data address from the 65CB16 (ICE) indicator signal. Tied low for normal operation.
EMU	Input Input	Non-maskable interrupt request signal Operation monitor indicator signal from the 65C816 (ICE). When EMU is high, the monitor control signal output can be stopped. Tied low for normal operation.
D7 to D0	Input/output	8-bit data bus
A20/PD4 to A23/PD7	Output	Upper address outputs when 16MB memory space is selected.
	Input/output	Bidirectional general-purpose ports in bit units. After reset, they are set to input ports.
A19 to A0	Output	Address bus
RD	Output	Read data from external device read signal
WR	Output	Write data to external device write signal
ROMCS	Output	External program ROM access chip select signal
RAMCS	Output	External RAM access chip select signal
IOCS0	Output	External I/O access chip select signal
IOCS1	Output	External I/O access chip select signal
MCS	Output	External I/O access chip select signal
EXRDY/PA7	Input	External ready signal. When this pin is low, the CPU and DRAM controller (CPU bus) must wait.
	Input/output	Bidirectional general-purpose ports in bit units. After reset, they are set to input ports.
BREO/PD0	Input	Bus hold request signal from the external master device
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
BACK/PD1	Output	Bus hold acknowledge signal to the external master device.
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
Interrupt controller (3 pins)		
INTO	Input	External interrupt request signal (level 0)
INT10/PD2	Input	External interrupt request signal (level 10)
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
INT19/PD3	Input	External interrupt request signal (level 19)
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
DRAM controller (6 pins)		
RAS/PC5	Output	CPU bus DRAM row-address strobe signal
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
CAS/PC6	Output	CPU bus DRAM column-address strobe signal
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
MPX/PC7	Output	CPU bus DRAM address multiplex signal
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
GRAS/PC2	Output	Image bus DRAM row-address strobe signal
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
GCAS/PC3	Output	Image bus DRAM column-address strobe signal
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
GMPX/PC4	Output	Image bus DRAM address multiplex signal
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
DMA controller (4 pins)	loout	External I/O device DMA request sizes
DREQ/PH4	Input	External I/O device DMA request signal
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
DACK/PH5	Output Input/output	External I/O device DMA acknowledge signal 1-bit bidirectional general-purpose port. After reset, it is set to an input port.
IORD/PH6	Output	I/O read signal from DMA controller
ουτοφ	Input/output	1-bil bidirectional general-purpose port. After reset, it is set to an input port.
	πρανομιραι	

LC8214

IOWR/PH7	Output	I/O write signal from DMA controller
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
RTC (2 pins)		
ROSC1	Input	RTC crystal oscillator connection pins for a 32.768kHz crystal oscillator element
ROSC2	Output	
Timer (3 pins)		
TCLK0/PH2	Input	Timer 0 external input clock
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
TCLK1/PH3	Input	Timer 1 external input clock
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
SPCLK/PI7	Output	Speaker clock output. A 244Hz to 62.5kHz clock is output, where the frequency is determined by frequency data stored in an internal register.
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
/O port (6 pins)		
PA5 to PA0	Input/output	Bidirectional general-purpose ports in bit units. After reset, they are set to input ports.
Serial port (11 pins)		
DTR/PB6	Output	8251 data terminal ready signal
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
DSR/PB5	Input	8251 data set ready signal
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
CTS/PB4	Input	8251 clear-to-send signal
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
RTS/PB3	Output	8251 request-to-send signal
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
TRCLK/PB2	Input	8251 clock input
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
RXD/PB1	Input	8251 receive data input
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
TXD/PB0	Output	8251 transmit data output
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
COMMAND/PG0	Output	Serial command signal output
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
STATUS/PG1	Input	Serial status signal input
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
SCCLK/PG2	Input	Serial transfer clock input
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
CBSY/PG3	Output	Command busy output
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
SBSY/PG4	Input	Status busy input
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
[hermal head control (11 pins])	
PCK/SCLK/PF0	Output	Thermal-head serial data transfer clock output
	Input/output	Serial I/O transfer data clock. Output for transmit, and input for receive.
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
PDATA/TXD/PF1	Output	Thermal-head print serial data output
	Output	Serial I/O transmit data output
	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.

LC8214

	EXCLK/PF2	Input	Transfer clock (PCK) external base clock
		Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
	LATCH/RXD/PF3	Output	Thermal-head serial data latch signal
		Input	Serial I/O data receive signal
		Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
	STB0/PF4	Output	Thermal-head print strobe signal
		Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
	STB1/PF5	Output	Thermal-head print strobe signal
		Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
	STB2/PF6	Output	Thermal-head print strobe signal
		Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
	STB3/PF7	Output	Thermal-head print strobe signal
		Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
	HVON/PH0	Output	Head supply ON/OFF control signal
		Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
	PROTECT/PH1	Input	Head protection abnormality detector signal input. When PROTECT goes low, HVON and ??? outputs become inactive.
		Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
	TEMP	Input	Thermal-head temperature detector pin. Connected to the thermal-head thermistor output
Motor o	control (8 pins)		
	TM0/PE0 to TM3/PE3	Output	Transmit motor phase signal
		Input/output	Bidirectional general-purpose ports in bit units. After reset, they are set to input ports.
	RM0/PE4 to RM3/PE7	Output	Receive motor phase signal
		Input/output	Bidirectional general-purpose ports in bit units. After reset, they are set to input ports.
Image	processing (35 pins)		
	AIN	Input	Analog image signal input to the internal A/D converter. The minimum input potential should be set as close as possible to AV _{SS} .
	ATAP	Input	Internal A/D converter reference voltage pin. This potential changes varies with the internal AGC. A capacitor should be connected to this pin for stability.
	ASAMP/PB7	Outpul	Internal A/D converter sampling point monitor signal
		Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
	SH	Output	Sensor line signal output
	RS	Output	CCD reset signal output
	ACLK1, ACLK2	Output	Sensor transfer signal outputs
	LEDON/PA6	Output	LED ON control signal
		Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
	ICLK/PI6	Input	Image processor external clock input
		Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
	IA14 to IA0	Output	Image processor memory address outputs
		ouput	intego processor mentery address outputo
	ID7 to ID0	Input/output	Image processor memory data bus
	ID7 to ID0	Input/output Output	Image processor memory data bus Image processor memory chip select
	ID7 to ID0 ICS IRD	Input/output Output Output	Image processor memory data bus Image processor memory chip select Image processor memory read signal
	ID7 to ID0 ICS IRD IWR	Input/output Output	Image processor memory data bus Image processor memory chip select
Image	ID7 to ID0 ICS IRD IWR memory (30 pins)	Input/output Output Output Output	Image processor memory data bus Image processor memory chip select Image processor memory read signal Image processor memory write signal
Image	ID7 to ID0 ICS IRD IWR	Input/output Output Output Output Output	Image processor memory data bus Image processor memory chip select Image processor memory read signal Image processor memory write signal Image processor memory upper-order address outputs
Image	ID7 to ID0 ICS IRD IWR memory (30 pins) MA21/PI5 to MA16/PI0	Input/output Output Output Output Output Input/output	Image processor memory data bus Image processor memory chip select Image processor memory read signal Image processor memory write signal Image processor memory upper-order address outputs Bidirectional general-purpose ports in bit units. After reset, they are set to input ports.
Image	ID7 to ID0 ICS IRD IWR memory (30 pins)	Input/output Output Output Output Output	Image processor memory data bus Image processor memory chip select Image processor memory read signal Image processor memory write signal Image processor memory upper-order address outputs

Output	Image memory write signal
Output	Upper-byte data enable
Output	Lower-byte data enable
Output	Image memory address strobe
Output	Image memory access ready oulput
Input	Image bus request input
Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
Output	Image bus acknowledge ouput

	Input/output	1-bit bidirectional general-purpose port. After reset, it is set to an input port.
System (35 pins)		
XTAL1	Input	Crystal oscillator connection pin for 32MHz crystal oscillator element
XTAL2	Output	Crystal oscillator connection pin for 32MHz crystal oscillator element
XTALOUT	Output	Clock output pin. This clock output has the same frequency as the crystal oscillator.
CLKIN	Input	System clock input. Connected to XTALOUT if using a crystal oscillator.
RESET	Input	System reset
BACKUP	Input	Power-down mode select for backup
TEST0, TEST1	Input	Test pins. Tied low for normal operation.
V _{DD}	Power supply	Digital supply pins
V _{SS}	Power supply	Digital ground connection pins
AV _{DD}	Power supply	Analog supply pins
AV _{SS}	Power supply	Analog ground connection pins
VBAT	Power supply	Backup supply pin

Function Outline

MWR UDS LDS MAST MRDY MBREQ/PC0

MBACK/PC1

CPU Peripheral Circuits

- Generates 80-series CPU compatible CS/RD/WR signals
- Chip select signal outputs for program ROM, SRAM and I/O device connections
- ROM, SRAM and DRAM sizes addressed in 64KB units
- Inserts wait cycles when accessing ROM, SRAM and I/O
- Internal/external DMA controller bus arbitration function

Image Processor

- Number of processed picture elements (pels)
 - 2048pels/line (uses 64K memory, with black and white correction)
 - 4096pels/line (uses 64K memory, with white correction only)
 - 8192pels/line (uses 256K memory, with white correction only)
- 800ns/pel max. processing rate
- 1 external, medium-speed memory
 - 100ns access time at 800ns/pel rate, 60ns access time at 500ns/pel rate
- AGC, 8-bit A/D converter built-in (with delay adjust function)
- · Thermal printer head temperature monitor function

- Sensor drive circuit (CCD, various CIS types)
- Digital clamp (dot clamp, even-odd clamp)
- Distortion correction (white, black, all pels)
- γ correction (user-definable curve)
- Image content separation (character, pictures, screens)
- Simple two-value processing (fixed threshold value, density-adjusted threshold value)
- Half-tone processing
 - Systematic dither method (64 gradations), dither threshold value adjustable
 - Error diffusion method (64 gradations)
- Image reduction (thinning out, black fine line hold, white fine line hold)

Codec

- MH/MR/MMR format encoding
- 8/16-bit image bus, 4MB image memory space
- 2-system manuscript alternate processing
- 4Kline (max) block processing
- Line skip mode
- Data transfer between CPU bus and image bus

Picture Element Density Conversion

- Simple thinning, simple OR, 3-term logic
- 3-line window processing
- 1/2 to 2-times conversion in 1/128 steps

TPH Interface

- 4MHz, 2MHz, 1MHz and 500kHz transmission clock frequency
- Switchable rising-edge/falling-edge clock phase
- Strobe division: 1, 2, and 4
- 32µs to 8.16ms strobe width
- · Switchable strobe and latch pulse polarity
- Strobe and latch pulse can be generated manually and treated as a general-purpose output port
- Head supply ON/OFF control
- Head protection input pin (PROTECT) setup
 - Mode 1: HVON and STB0 to STB3 are set to inactive state after a continuous LOW-level input of approximately 64ms
 - Mode 2: HVON and STB0 to STB3 are set to inactive state immediately after a LOW-level signal

Motor Interface

- Transmit/receive 2-channel stepping-motor interface
- 4-phase motor (excitation method: 2 phase/1-2 phase/1 phase)
- Forward/reverse selectable control register
- Phase change trigger select
 - Transmit motor
 - Register bit ON/OFF
 - Dedicated timer trigger
 - Receive motor Register bit ON/OFF
 - Dedicated timer trigger
- Dedicated timer controlled, 64-step trapezoidal control processing

DMA Controller (CPU Bus)

- 2-channel transmission, memory \leftrightarrow I/O
 - Channel 0: External I/O \leftrightarrow memory
 - Channel 1: Codec \leftrightarrow memory
- 16MB addresses/64K transfer count
- 2.6MB/s max. transfer rate
- Individual DMA request permit/prohibit
- Auto-initialization function
- Fixed precedence order: channel 0 > channel 1

DMA Controller (Image Bus)

- 4-channel transmission, memory \leftrightarrow I/O
 - Channel 0: Image processor \rightarrow memory
 - Channel 1: Memory \rightarrow TPH interface
 - Channel 2: Memory \rightarrow picture element density converter
 - Channel 3: Picture element density converter → memory
- 4MB addressable
- 8/16-bit data bus
- 6.4MB/s max. transfer rate
- Line width × line number access (1KB × 4Klines)
- Channel 1 configured for a latchless head
- Individual DMA request permit/prohibit

Timer

- 6 independent 16-bit counters built-in
- · 8-bit prescaler built-in for each counter
- 244Hz to 15.6kHz speaker clock generator
- Timer 0 and 1 have selectable external clock inputs

DRAM Controller

- · 256K/1M/4Mb DRAM support, up to 120ns access time
- CAS-before-RAS refresh
- Employs early-write mode
- Internal refresh counter: 4ms refresh time for 256K, 8ms for 1M, 16ms for 4M
- Register setting capability for 9 dummy refresh cycle execution
- Auto-refresh mode during backup

Interrupt Controller

- 22-level interrupt control (internal: 19 levels, external: 3 levels)
- Individual level mask processing
- Interrupt vector address output

RTC

- Time function with alarm
- 100-year calendar
- 12-hour/24-hour time display, summer time set capability
- · Leap year, short/long month auto-correction
- Selectable binary or BCD data for time, calendar and alarm
- 3 types of interrupts
 - Alarm interrupt
 - Periodic interrupt
 - Update ended interrupt

Serial Port

- 3-channel serial port
- 1 channel is 8251 asynchronous mode compatible

General-Purpose Ports

- 6 to 69 input/output ports
- All ports are bidirectional
- Extendable up to 69 ports by switchover to dedicated pins

Sample Application Circuit



Specifications

Absolute Maximum Ratings at $V_{SS} = 0V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	Ta = 25°C	0.3 to +7.0	V
Input/output voltage	V _I , V _O	Ta = 25°C	0.3 to V _{DD} + 0.3	v
Power dissipation	Pd max	Ta ≤ 70°C	600	mW
Operating temperature	Topr		30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering temperature		Manual soldering (3s)	350	°C
	Tsol	Reflow soldering (10s)	235	°C

Allowable Operating Ranges at Ta = -30 to +70 °C, $V_{SS} = 0V$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}		4.5	-	5.5	V
Input voltage	V _{IN}		0	-	V _{DD}	V

Parameter	Symbol	Conditions	min	typ	max	Unit
Input HIGH-level voltage	V _{IH1}		2.2	-	-	v
Input LOW-level voltage	V _{iL1}		-	- 1	0.8	v
Input leakage current	l_		-25	-	+25	μА
Output HIGH-level voltage	V _{OH}	I _{OH} = -3mA	2.4	-	-	v
Output LOW-level voltage	VOL	I _{OL} = 3mA	-	-	0.4	v
Output leakage current	l _{oz}	High-impedance output	-100	-	+100	μA
Oscillator frequency	f _{CLK1}	CLKIN	-	-	32	MHz
	f _{CLK2}	ICLK, TCLK0, TCLK1	-	-	32	MHz
	f _{CLK3}	ROSC1, ROSC2		32.768	-	kHz
Current dissipation	I _{DD1}	Operating normally	-		100	mA
	I ^{DD5}	$\frac{\text{Power-down, V}_{\text{DD}} = 2\text{V,}}{\text{BACKUP} = \text{Iow}}$	-	3	5	μA

DC Characteristics at Ta = -30 to +70°C, V_{DD} = 4.5 to 5.5V



This catalog provides information as of April, 1995. Specifications and information herein are subject to change without notice.