

# SANYO Semiconductors

# DATA SHEET

An ON Semiconductor Company

# LC87F76C8A CMOS IC FROM 128K byte, RAM 4K byte on-chip 8-bit 1-chip Microcontroller

### Overview

The LC87F76C8A is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 128K-byte flash ROM (onboard programmable), 4K-byte RAM, an on-chip debugger, an LCD controller/driver, a sophisticated 16-bit timer/counter (may be divided into 8-bit timers), a 16-bit timer (may be divided into 8-bit timers or 8-bit PWMs), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, a day and time counter, a synchronous SIO interface (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO interface, a UART interface (full duplex), a 8-bit 12-channel AD converter, two 12-bit PWM channels, a high-speed clock counter, a system clock frequency divider, a small signal detector, an infrared remote controller receiver function, and a 22-source 10-vector interrupt feature.

### **Features**

- Flash ROM
  - Capable of on-board-programming with a wide range of source voltages: 3.0 to 5.5V.
  - Block-erasable in 2-byte units
  - 131072 × 8 bits (LC87F76C8A)

### •RAM

- 4096 × 9 bits (LC87F76C8A)
- Minimum Bus Cycle Time
  - 83.3ns (12MHz)
     125ns (8MHz)
     250ns (4MHz)
     VDD=3.0 to 5.5V
     VDD=2.5 to 5.5V
     VDD=2.2 to 5.5V

Note: The bus cycle time here refers to the ROM read speed.

- \* This product is licensed from Silicon Storage Technology, Inc. (USA), and manufactured and sold by SANYO Semiconductor Co., Ltd.
  - Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
  - Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

### **SANYO Semiconductor Co., Ltd.**

http://www.sanyosemi.com/en/network/

•Minimum Instruction Cycle Time (tCYC)

250ns (12MHz) V<sub>DD</sub>=3.0 to 5.5V
 375ns (8MHz) V<sub>DD</sub>=2.5 to 5.5V
 750ns (4MHz) V<sub>DD</sub>=2.2 to 5.5V

#### Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1-bit units 23 (P1n, P30 to P31, P70 to P73, P8n, XT2)

Ports whose I/O direction can be designated in 4-bit units 8 (P0n)

• Normal withstand voltage input port 1 (XT1)

• LCD ports

Segment output 32 (S00 to S31)
Common output 4 (COM0 to COM3)
Bias terminals for LCD driver 3 (V1 to V3)

Other functions

Input/output ports 32 (PAn, PBn, PCn, PDn,)

Input ports 7 (PLn)

• Dedicated oscillator ports 2 (CF1, CF2)

• Reset pins 1 (RES)

• Power pins 6 (VSS1 to VSS3, VDD1 to VDD3)

### •LCD Controller

- 1) Seven display modes are available (static, 1/2, 1/3, 1/4 duty  $\times$  1/2, 1/3 bias)
- 2) Segment output and common output can be switched to general-purpose input/output ports
- Small Signal Detection (MIC signals etc)
  - 1) Counts pulses with the level which is greater than a preset value
  - 2) 2-bit counter
- Timers
  - Timer 0: 16-bit timer/counter with two capture registers.
    - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with 8-bit capture registers)  $\times$  2 channels
    - Mode 1: 8-bit timer with an 8-bit programmable prescaler (with 8-bit capture registers)
      - + 8-bit counter (with two 8-bit capture registers)
    - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with 16-bit capture registers)
    - Mode 3: 16-bit counter (with 16-bit capture registers)
  - Timer 1: 16-bit timer that supports PWM/toggle outputs
    - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs)
      - + 8-bit timer with an 8-bit prescaler (with toggle outputs)
    - Mode 1: 8-bit PWM with an 8-bit prescaler  $\times$  2 channels
    - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)

(The lower-order 8 bits can be used as PWM.)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Base timer
  - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
- 2) Interrupts programmable in 5 different time schemes
- Day and time counter
  - 1) Used with a base timer, the day and time counter can be used as a 65000 day + minute + second counter.

### • High-speed Clock Counter

- 1) Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
- 2) Can generate output real-time.

### •SIO

- SIO0: 8-bit synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
  - 3) Automatic continuous data transmission (1 to 256 bits specifiable in 1-bit units, suspension and resumption of data transmission possible in 1-byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
  - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
  - Mode 1: Asynchronous serial I/O (half-duplex, 8-data bits, 1-stop bit, 8 to 2048 tCYC baudrates)
  - Mode 2: Bus mode 1 (start bit, 8-data bits, 2 to 512 tCYC transfer clocks)
  - Mode 3: Bus mode 2 (start detect, 8-data bits, stop detect)

### •UART

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2-bit in continuous data transmission)
- Built-in baudrate generator
- \* When using UART, set POLDDR (PODDR: Bit0) to "0"
- AD Converter: 12 bits × 12 channels
- PWM: Multi frequency 12-bit PWM × 2 channels
- •Infrared Remote Control Receiver Circuit
  - 1) Noise reduction function
    - (Time constant of noise reduction filter: approx. 120µs, when selecting a 32.768kHz crystal oscillator as a reference clock.)
  - 2) X'tal HOLD mode cancellation function
- Watchdog Timer
  - External RC watchdog timer
  - Interrupt and reset signals selectable
- •Clock Output Function
  - 1) Can output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, or 1/64 as system clock.
  - 2) Can output the source oscillation clock for the sub clock.

### Interrupts

- 22 sources, 10 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
  - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/remote control receiver
4	0001BH	H or L	INT3/base timer
5	00023H	H or L	ТОН
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/MIC/T6/T7/PWM4, PWM5
10	0004BH	H or L	Port 0/T4/T5

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- IFLG (List of interrupt source flag function)
  - 1) Shows a list of interrupt source flags that caused a branching to a particular vector address
- Subroutine Stack Levels: 2048 levels maximum (The stack is allocated in RAM.)
- High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
12 tCYC execution time)
24 bits ÷ 16 bits
12 tCYC execution time)
24 bits ÷ 16 bits
12 tCYC execution time)

- Oscillation Circuits
  - RC oscillation circuit (internal): For system clock
  - CF oscillation circuit: For system clock, with internal Rf and external Rd
  - Crystal oscillation circuit: For low-speed system clock, with internal Rf and external Rd
  - Multifrequency RC oscillation circuit (internal): For system clock
    - 1) Adjustable in  $\pm 4\%$  (typ) increments from the selected center frequency.
    - 2) Measures the frequency of the source oscillation clock using the input signal from XT1 as the reference.
- System Clock Divider Function
  - Can run on low current.
  - The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).
- System Clock Divider Function
  - Can run on low current.
  - The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).
- System Clock Multiplier Function
  - Allows the 2 or 3 times the clock frequency to be selected when the crystal oscillation output is used as the system clock.

### •Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation. (Some parts of the serial transfer function stops operation.)
  - 1) Oscillation is not stopped automatically.
  - 2) Canceled by a system reset or occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The CF, RC, X'tal, and multifrequency RC oscillators automatically stop operation.
  - 2) There are three ways of resetting the HOLD mode.
    - (1) Setting the reset pin to the low level
    - (2) Setting at least one of the INTO, INT1, and INT2, pins to the specified level
    - (3) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer and infrared remote controller circuit.
  - 1) The CF, RC, and multifrequency RC oscillators automatically stop operation
  - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
  - 3) There are five ways of resetting the X'tal HOLD mode.
    - (1) Setting the reset pin to the low level
    - (2) Setting at least one of the INT0, INT1, and INT2 pins to the specified level
    - (3) Having an interrupt source established at port 0
    - (4) Having an interrupt source established in the base timer circuit
    - (5) Having an interrupt source established in the infrared remote control receiver circuit

### On-chip Debugger

• Supports software debugging with the IC mounted on the target board.

### Package Form

QIP80(14×14): Lead-free type
TQFP80J(12×12): Lead-free type

### Development Tools

• On-chip debugger: TCB87-TypeB + LC87F76C8A

### •Flash ROM Programming Board

Package	Programming Boards
QIP80(14×14)	W87F71256QF
TQFP80J(12×12)	W87F71256SQ

•Flash ROM Programmer

Maker	Model	Supported Version (Note)	Device
Floor Support Croup Inc	AF9708/AF9709/AF9709B		
Flash Support Group, Inc (Single)	(including models manufactured by Ando		LC87F76C8A
(Sirigle)	Electric Co., Ltd.)		
	AF9723 (main unit)		
	(including models manufactured by Ando		
Flash Support Group, Inc	Electric Co., Ltd.)		LC87F76C8A
(Gang)	AF9833 (unit)		LCOTT TOCOA
	(including models manufactured by Ando		
	Electric Co., Ltd.)		
SANYO	SKK(SANYO FWS)	Application Version: After 1.04	
SANTO	SKK(SANTOFWS)	Chip Data Version: After 2.09	LC87F76C8A


Note: Check for the latest version.

- Same Package and Pin Assignment as Mask ROM Version.
  - 1) LC877600 series options can be specified by using flash ROM data. Thus the board used for mass production can be used for debugging and evaluation without modifications.
  - 2) If the program for the mask ROM version is used, the size of the available ROM/RAM spaces is the same as that of the mask ROM version.

### **Package Dimensions**


### unit: mm (typ)


3255



### **Package Dimensions**


unit : mm (typ) 3290





\*When using UART, set POLDDR (PODDR: Bit0) to "0" SANYO: QFP80(14×14) "Lead-free Type" SANYO: TQFP80J(12×12) "Lead-free Type"

### **System Block Diagram**



# **Pin Description**

	<del>i</del>		_						
Pin Name	I/O		Des	scription				Option	
V <sub>SS</sub> 1	-	- power supply pin						No	
$V_{SS}^2$									
V <sub>SS</sub> 3									
V <sub>DD</sub> 1	-	+ power supply pin						No	
$V_{DD}^2$									
$V_{DD}^3$									
PORT0	I/O	8-bit I/O port	8-bit I/O port						
P00 to P07		<ul> <li>I/O specifiable in 4-bit units</li> </ul>							
		Pull-up resistors can be turned of	on and off in 4-l	bit units.					
		<ul> <li>Input for HOLD release</li> </ul>							
		<ul> <li>Input for port 0 interrupt</li> </ul>							
		Shared pins							
		P00: UART1 transmit *							
		P01: UART1 receive *							
		P05: Clock output (system clock	/subclock selec	ctable)					
		P06: Timer 6 toggle output							
		P07: Timer 7 toggle output							
		* When using UART, set P0LDDR	R (PODDR: Bit(	0) to "0"					
PORT1	I/O	8-bit I/O port						Yes	
P10 to P17		<ul> <li>I/O specifiable in 1-bit units</li> </ul>							
		Pull-up resistors can be turned of	on and off in 1-l	bit units.					
		Shared pins							
		P10: SIO0 data output							
		P11: SIO0 data input/bus I/O							
		P12: SIO0 clock I/O							
		P13: SIO1 data output							
		P14: SIO1 data input/bus I/O							
		P15: SIO1 clock I/O							
		P16: Timer 1 PWML output							
		P17: Timer 1PWMH output/beep	per output						
PORT3	I/O	• 2-bit I/O port						Yes	
P30 to P31		<ul> <li>I/O specifiable in 1-bit units</li> </ul>							
		Pull-up resistors can be turned of	on and off in 1-l	bit units.					
		Shared pins							
		P30: PWM4 output							
		P31: PWM5 output							
PORT7	I/O	4-bit I/O port						No	
P70 to P73		<ul> <li>I/O specifiable in 1-bit units</li> </ul>							
		Pull-up resistors can be turned of	on and off in 1-l	bit units.					
		Shared pins							
		P70: INT0 input/HOLD release in	nput/timer 0L c	apture input/wato	chdog timer outp	ut			
		P71: INT1 input/HOLD release in	nput/timer 0H o	capture input					
		P72: INT2 input/HOLD release in	nput/timer 0 ev	ent input/timer 0	L capture input/				
		high speed clock counter in	nput						
		P73: INT3 input (with noise filter)	)/timer 0 event	input/timer 0H ca	apture input/				
		infrared remote control rece	eiver input						
		AD converter input ports: AN8 (F	P70), AN9 (P71	1)					
		Interrupt acknowledge type	,						
		Di-i	Fallin -	Rising &	I I Jessel	ا احتجا			
		Rising	Falling	Falling	H level	L level			
		INT0 enable	enable	disable	enable	enable			
		INT1 enable	enable	disable	enable	enable			
		INT2 enable	enable	enable	disable	disable			
		INT3 enable	enable	enable	disable	disable	1		

Continued from preceding page.

Pin Name	I/O	Description	Option
PORT8	I/O	• 8-bit I/O port	No
P80 to P87	1	I/O specifiable in 1-bit units	
		Shared pins	
		AD converter input ports: AN0 to AN7	
		Small signal detector input port: MICIN (P87)	
S0/PA0 to	I/O	Segment output for LCD	No
S7/PA7		Can be used as general-purpose I/O port (PA)	
S8/PB0 to	I/O	Segment output for LCD	No
S15/PB7		Can be used as general-purpose I/O port (PB)	
S16/PC0 to	I/O	Segment output for LCD	No
S23/PC7		Can be used as general-purpose I/O port (PC)	
S24/PD0 to	I/O	Segment output for LCD	No
S31/PD7		Can be used as general-purpose I/O port (PD)	
COM0/PL0 to	I/O	Common output for LCD	No
COM3/PL3		Can be used as general-purpose input port (PL)	
V1/PL4 to	I/O	LCD drive bias power supply	No
V3/PL6		Can be used as general-purpose input port (PL)	
		Shared pins	
		On-chip debugger pins: DBGP0 (V1) to DBGP2 (V3)	
RES	Input	Reset pin	No
XT1	Input	32.768kHz crystal oscillator input pin	No
		Shared pins	
		General-purpose input port	
		Must be connected to V <sub>DD</sub> 1 if not to be used.	
		AD converter input port: AN10	
XT2	I/O	32.768kHz crystal oscillator output pin	No
		Shared pins	
		General-purpose I/O port	
		Must be set for oscillation and kept open if not to be used.	
		AD converter input port: AN11	
CF1	Input	Ceramic resonator input pin	No
CF2	Output	Ceramic resonator output pin	No
		<u>I</u>	1

### **Port Output Types**


The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	each bit	1	CMOS	Programmable (Note)
		2	N-channel open drain	No
P10 to P17	each bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P30 to P31	each bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P70	-	No	N-channel open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P87	-	No	N-channel open drain	No
S0/PA0 to S31/PD7	-	No	CMOS	Programmable
COM0/PL0 to COM3/PL3	-	No	Input only	No
V1/PL4 to V3/PL6	-	No	Input only	No
XT1	-	No	Input only	No
XT2	-	No	Output for 32.768kHz crystal oscillator (Nch-open drain when in general-purpose output mode)	No

Note: Programmable pull-up resistors for port 0 are controlled in 4 bit units (P00 to 03, P04 to 07).

\*1 Connect the IC as shown below to minimize the noise input to the  $V_{DD}1$  pin. Be sure to electrically short the  $V_{SS}1$ ,  $V_{SS}2$ , and  $V_{SS}3$  pins.



\*2 The internal memory is sustained by V<sub>DD</sub>1. If none of V<sub>DD</sub>2 and V<sub>DD</sub>3 are backed up, the high level output at the ports are unstable in the HOLD backup mode, allowing through current to flow into the input buffer and thus shortening the backup time.

Make sure that the port outputs are held at the low level in the HOLD backup mode.

# Absolute Maximum Ratings at Ta = 25°C, VSS1 = VSS2 = VSS3 = 0V

	Parameter	Cumbal	Pin/Remarks	Conditions		Specification			
	Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	aximum supply tage	V <sub>DD</sub> max	$V_{DD}1, V_{DD}2, V_{DD}3$	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3		-0.3		+6.5	
Su LC	pply voltage for D	VLCD	V1/PL4, V2/PL5, V3/PL6	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3		-0.3		$v_{DD}$	
Inp	out voltage	V <sub>I</sub> (1)	• Port L • XT1, CF1, RES			-0.3		V <sub>DD</sub> +0.3	V
	out/output tage	V <sub>IO</sub> (1)	• Ports 0, 1, 3, 7, 8 • Ports A, B, C, D • XT2			-0.3		V <sub>DD</sub> +0.3	
	Peak output current	IOPH(1)	Ports 0, 1	CMOS output selected     Per applicable pin		-10			
	ou	IOPH(2)	Port 3	CMOS output selected     Per applicable pin		-20			
		IOPH(3)	Ports 71 to 73	Per applicable pin		-5			
		IOPH(4)	Ports A, B, C, D	Per applicable pin		-5			
	Average output current (Note 1-1)	IOMH(1)	Ports 0, 1	CMOS output selected     Per applicable pin		-7.5			
		IOMH(2)	Port 3	CMOS output selected     Per applicable pin		-15			
rent		IOMH(3)	Ports 71 to 73	Per applicable pin		-3			
t cur		IOMH(4)	Ports A, B, C, D	Per applicable pin		-3			
High level output current	Total output	ΣΙΟΑΗ(1)	Ports 0, 1, 31	Total of currents at all					
el o	current	(.)	, , , , , ,	applicable pins		-25			
h lev		ΣΙΟΑΗ(2)	Port 30	Total of currents at all		-15			
Hig				applicable pins		-13			
		ΣIOAH(3)	Ports 0, 1, 3	Total of currents at all		-40			
		EIO 411(4)	D + 74 + 70	applicable pins					mA
		ΣIOAH(4)	Ports 71 to 73	Total of currents at all		-5			
		ΣΙΟΑΗ(5)	Ports A, B	applicable pins  Total of currents at all					
		210A11(3)	1 OIG A, D	applicable pins		-25			
		ΣΙΟΑΗ(6)	Ports C, D	Total of currents at all					
				applicable pins		-25			
		ΣΙΟΑΗ(7)	Ports A, B, C, D	Total of currents at all applicable pins		-45			
	Peak output	IOPL(1)	Ports 0, 1	Per applicable pin				20	
	current	IOPL(2)	Port 3	Per applicable pin				30	
Low level output current		IOPL(3)	• Ports 7, 8 • XT2	Per applicable pin				10	
put		IOPL(4)	Ports A, B, C, D	Per applicable pin				10	
l out	Average	IOML(1)	Ports 0, 1	Per applicable pin				15	
leve	output current	IOML(2)	Port 3	Per applicable pin				20	
Low	(Note 1-1)	IOML(3)	• Ports 7, 8 • XT2	Per applicable pin				7.5	
		IOML(4)	Ports A, B, C, D	Per applicable pin				7.5	

Note 1-1: Average output current refers to the average of output currents measured for a period of 100ms.

Continued from preceding page.

	Danamatan	Oh I	Dia /D a sa a da	O a madistic and			Specifi	cation	
	Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	Total output current	ΣIOAL(1)	Ports 0, 1, 31	Total of currents at all applicable pins				45	
<b>+</b>		ΣIOAL(2)	Port 30	Total of currents at all applicable pins				45	
t current		ΣIOAL(3)	Ports 0, 1, 3	Total of currents at all applicable pins				80	
Low level output		ΣIOAL(4)	• Ports 7, 8 • XT2	Total of currents at all applicable pins				20	mA
ow leve		ΣIOAL(5)	Ports A, B	Total of currents at all applicable pins				45	
		ΣIOAL(6)	Ports C, D	Total of currents at all applicable pins				45	
		ΣIOAL(7)	Ports A, B, C, D	Total of currents at all applicable pins				80	
Ma	aximum power	Pd max	QFP80(14×14)	Ta=-20 to+70°C				290	\^/
dis	ssipation		TQFP80J(12×12)						mW
	perating ambient mperature	Topr				-20		+85	00
	orage ambient mperature	Tstg				-55		+125	°C

Note 1-1: Average output current refers to the average of output currents measured for a period of 100 ms.

### Allowable Operating Range at $Ta = -20^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

D	Completed	Pin/Remarks	O a madistica ma			Specific	cation	
Parameter	Symbol	Fill/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Operating	V <sub>DD</sub> (1)	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3	0-237μs≤tCYC≤200μs		3.0		5.5	
supply voltage	V <sub>DD</sub> (2)		0-356μs≤tCYC≤200μs		2.5		5.5	
(Note 2-1)	V <sub>DD</sub> (3)		0-712μs≤tCYC≤200μs		2.2		5.5	
Memory sustaining supply voltage	VHD	V <sub>DD</sub> 1	RAM and register contents sustained in HOLD mode		2.0		5.5	
High level input voltage	V <sub>IH</sub> (1)	• Ports 0, 3, 8 • Ports A, B, C, D • Port L	Output disabled	2.2 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (2)	<ul><li>Port 1</li><li>Ports 71 to 73</li><li>Port 70 port input/ interrupt side</li></ul>	Output disabled     When INT1VTSL=0     (P71only)	2.2 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	V
	V <sub>IH</sub> (3)	Port 71 interrupt side	Output disabled    When INT1VTSL=1	2.2 to 5.5	0.85V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (4)	Port 87 small signal input side	Output disabled	2.2 to 5.5	0.75V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (5)	Port 70 watchdog timer side	Output disabled	2.2 to 5.5	0.9V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (6)	XT1, XT2, CF1, RES		2.2 to 5.5	0.75V <sub>DD</sub>		$V_{DD}$	

Note 2-1: V<sub>DD</sub> must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Continued from preceding page.

Parameter	Symbol	Pin/Remarks	Conditions			Specific	cation	
				V <sub>DD</sub> [V]	min	typ	max	unit
Low level input voltage	V <sub>IL</sub> (1)	<ul><li>Ports 0, 3, 8</li><li>Ports A, B, C, D</li></ul>	Output disabled	4.0 to 5.5	VSS		0.15V <sub>DD</sub> +0.4	
		Port L		2.2 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	VIL(2)	• Port 1 • Ports 71 to 73	Output disabled    When INT1VTSL=0	4.0 to 5.5	V <sub>SS</sub>		0.1V <sub>DD</sub> +0.4	
		Port 70 port input/ interrupt side	(P71 only)	2.2 to 4.0	VSS		0.2V <sub>DD</sub>	٧
	V <sub>IL</sub> (3)	Port 71 interrupt side	Output disabled    When INT1VTSL=1	2.2 to 5.5	VSS		0.45V <sub>DD</sub>	v
	V <sub>IL</sub> (4)	Port 87 small signal input side	Output disabled	2.2 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
	V <sub>IL</sub> (5)	Port 70 watchdog timer side	Output disabled	2.2 to 5.5	V <sub>SS</sub>		0.8V <sub>DD</sub> -1.0	
	V <sub>IL</sub> (6)	XT1, XT2, CF1, RES		2.2 to 5.5	$V_{SS}$		0.25V <sub>DD</sub>	
Instruction cycle	tCYC			3.0 to 5.5	0.237		200	
time				2.5 to 5.5	0.356		200	μs
(Note 2-2)				2.2 to 5.5	0.712		200	
External system	FEXCF(1)	CF1	CF2 pin open	3.0 to 5.5	0.1		12	
clock frequency			System clock frequency	2.5 to 5.5	0.1		8	
			division ratio=1/1 • External system clock DUTY50±5%	2.2 to 5.5	0.1		4	
			• CF2 pin open	3.0 to 5.5	0.2		24.4	
			System clock frequency	2.5 to 5.5	0.2		16	
			division ratio=1/2	2.2 to 5.5	0.2		8	
Oscillation frequency range	FmCF(1)	CF1, CF2	12MHz ceramic oscillation     See figure 1.	3.0 to 5.5	0.2	12	-	
(Note 2-3)	FmCF(2)	CF1, CF2	8MHz ceramic oscillation     See figure 1.	2.5 to 5.5		8		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation     See figure 1.	2.2 to 5.5		4		MHz
	FmRC		Internal RC oscillation	2.2 to 5.5	0.3	1.0	2.0	
	FmVMRC(1)		Multifrequency RC source oscillation     VMRAJ2 to 0=4,     VMFAJ2 to 0=0,     When VMSL4M=0	2.2 to 5.5		10		
	FmVMRC(2)		Multifrequency RC source oscillation     VMRAJ2 to 0=4,     VMFAJ2 to 0=0,     When VMSL4M=1	2.2 to 5.5		4		
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation     See figure 2.	2.2 to 5.5		32.768		kHz
Multifrequency	OpVMRC(1)		When VMSL4M=0	2.2 to 5.5	8	10	12	
RC oscillation usable range	OpVMRC(2)		When VMSL4M=1	2.2 to 5.5	3.5	4	4.5	MHz
Multifrequency	VmADJ(1)		VMRAJn 1STEP (Wide range)	2.2 to 5.5	8	24	64	
RC oscillation adjustment range	VmADJ(2)		VMFAJn 1STEP (Narrow range)	2.2 to 5.5	1	4	8	%

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

# **Electrical Characteristics** at $Ta = -20^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

			20 C to +65 C, VSS1 =			Specifica	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High level input current	I <sub>IH</sub> (1)	• Ports 0, 1, 3, 7, 8 • Ports A, B, C, D • Port L	Output disabled Pull-up resistor off VIN=VDD (including output Tr's off leakage current)	2.2 to 5.5			1	
	I <sub>IH</sub> (2)	RES	V <sub>IN</sub> =V <sub>DD</sub>	2.2 to 5.5			1	
	I <sub>IH</sub> (3)	XT1, XT2	When configured as input ports VIN=VDD	2.2 to 5.5			1	
	I <sub>IH</sub> (4)	CF1	V <sub>IN</sub> =V <sub>DD</sub>	2.2 to 5.5			15	
	I <sub>IH</sub> (5)	Port 87 small signal	V <sub>IN</sub> =VBIS+0.5V	4.5 to 5.5	4.2	8.5	15	
		input side	(VBIS denotes bias voltage)	2.2 to 4.5	1.5	5.5	10	
Low level input current	I <sub>IL</sub> (1)	• Ports 0, 1, 3, 7, 8 • Ports A, B, C, D • Port L	Output disabled Pull-up resistor off VIN=VSS (including output Tr's off leakage current)	2.2 to 5.5	-1			μА
	I <sub>IL</sub> (2)	RES	V <sub>IN</sub> =V <sub>SS</sub>	2.2 to 5.5	-1			
	I <sub>IL</sub> (3)	XT1, XT2	When configured as input ports     VIN=VSS	2.2 to 5.5	-1			
	IIL(4)	CF1	V <sub>IN</sub> =V <sub>SS</sub>	2.2 to 5.5	-15			
	I <sub>IL</sub> (5)	Port 87 small signal	V <sub>IN</sub> =VBIS-0.5V	4.5 to 5.5	-15	-8.5	-4.2	
	<u> </u>	input side	(VBIS denotes bias voltage)	2.2 to 4.5	-10	-5.5	-1.5	
High level output	V <sub>OH</sub> (1)	CMOS output ports	I <sub>OH</sub> =-1mA	4.5 to 5.5	V <sub>DD</sub> -1			
voltage	V <sub>OH</sub> (2)	0, 1	I <sub>OH</sub> =-0.4mA	3.0 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (3)		I <sub>OH</sub> =-0.2mA	2.2 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (4)	CMOS output ports	I <sub>OH</sub> =-10mA	4.5 to 5.5	V <sub>DD</sub> -1.5			
	V <sub>OH</sub> (5)	30, 31	I <sub>OH</sub> =-1.6mA	3.0 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (6)		I <sub>OH</sub> =-1mA	2.2 to 5-5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (7)	Ports 71 to 73	I <sub>OH</sub> =-0.4mA	3.0 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (8)		I <sub>OH</sub> =-0.2mA	2.2 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (9)	Ports A, B, C, D	I <sub>OH</sub> =-1mA	4.5 to 5.5	V <sub>DD</sub> -1			
	V <sub>OH</sub> (10)		I <sub>OH</sub> =-0.4mA	3.0 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (11)		I <sub>OH</sub> =-0.2mA	2.2 to 5.5	V <sub>DD</sub> -0.4			
Low level output	V <sub>OL</sub> (1)	Ports 0, 1	I <sub>OL</sub> =10mA	4.5 to 5.5			1.5	
voltage	V <sub>OL</sub> (2)	• Port 3 (PWM4, 5	I <sub>OL</sub> =1.6mA	3.0 to 5.5			0.4	
	V <sub>OL</sub> (3)	function output mode)	I <sub>OL</sub> =1mA	2.2 to 5.5			0.4	V
	V <sub>OL</sub> (4)	Port 3	I <sub>OL</sub> =30mA	4.5 to 5.5			1.5	v
	V <sub>OL</sub> (5)	(Port function output	I <sub>OL</sub> =5mA	3.0 to 5.5			0.4	
	V <sub>OL</sub> (6)	mode)	I <sub>OL</sub> =2.5mA	2.2 to 5.5			0.4	
	V <sub>OL</sub> (7)	• Ports 7, 8	I <sub>OL</sub> =1.6mA	3.0 to 5.5			0.4	
	V <sub>OL</sub> (8)	• XT2	I <sub>OL</sub> =1mA	2.2 to 5.5			0.4	
	V <sub>OL</sub> (9)	Ports A, B, C, D	I <sub>OH</sub> =1.6mA	3.0 to 5.5			0.4	
	V <sub>OL</sub> (10)		I <sub>OL</sub> =1mA	2.2 to 5.5			0.4	
LCD output voltage deviation	VODLS	S0 to S31	• I <sub>O</sub> =0mA • VLCD, 2/3VLCD 1/3VLCD level output • See Fig. 8.	2.2 to 5.5	0		±0.2	
	VODLC	COM0 to COM3	I <sub>O</sub> =0mA     VLCD, 2/3VLCD     1/2VLCD, 1/3VLCD level output     See Fig. 8.	2.2 to 5.5	0		±0.2	
LCD bias resistor	RLCD(1)	Resistance per one bias resister	See Fig. 8.	2.2 to 5.5		60		
	RLCD(2)	Resistance per one bias resister     1/2 resistance mode	See Fig. 8.	2.2 to 5.5		30		kΩ

Continued from preceding page.

Parameter	Cumphal	Pin/Remarks	Conditions		Specification			
Parameter	Symbol		Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Pull-up MOS Tr.	Rpu(1)	pu(1) • Ports 0, 1, 3, 7	V <sub>OH</sub> =0-9V <sub>DD</sub>	4.5 to 5.5	15	35	80	1.0
resistance	Rpu(2)	• Ports A, B, C, D		2.2 to 4.5	18	50	150	kΩ
Hysteresis voltage	VHYS(1)	• Ports 1, 7 • RES	2.2 to 5.5	2.2 to 5.5		0.1V <sub>DD</sub>		.,
	VHYS(2)	Port 87 small signal input side		2.2 to 5.5		0.1V <sub>DD</sub>		V
Pin capacitance	CP	All pins	V <sub>IN</sub> =V <sub>SS</sub> for pins other than that under test     f=1MHz     Ta=25°C	2.2 to 5.5		10		pF
Input sensitivity	Vsen	Port 87 small signal input side		2.2 to 5.5	0.12V <sub>DD</sub>			Vp-p

# Serial I/O Characteristics at $Ta = -20^{\circ}C$ to $+85^{\circ}C$ , $V_SS1 = V_SS2 = V_SS3 = 0V$

### 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	_	Parameter	Symbol	Pin/Remarks	Conditions			Specifi	cation	
		arameter	Symbol	Fill/Remarks	Cortations	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 6.		2			
	×	Low level pulse width	tSCKL(1)				1			
	Input clock	High level pulse width	tSCKH(1)			2.2 to 5.5	1			40)/0
Serial clock	ul		tSCKHA(1)		Continuous data transmission/reception mode     See Fig. 6.     (Note 4-1-2)		4		tCYC	
Serial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected     See Fig. 6.		4/3			
	ock	Low level pulse width	tSCKL(2)					1/2		tSCK
	Output clock	High level pulse width	tSCKH(2)			2.2 to 5.5	1/2			
	O	to active time	tSCKHA(2)		Continuous data transmission/reception mode  CMOS output selected  See Fig. 6.		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC
Serial input	Da	ta setup time	tsDI(1)	SB0(P11), SI0(P11)	Must be specified with respect to rising edge of SIOCLK	0.01.55	0.03			
Serial	Da	ta hold time	thDI(1)		• See Fig. 6.	2.2 to 5.5	0.03			
	clock	Output delay time	tdDO(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode     (Note 4-1-3)				(1/3)tCYC +0.05	μs
loutput	Serial output Output clock	tdDO(2)		Synchronous 8-bit mode     (Note 4-1-3)	2.2 to 5.5			1tCYC +0.05	·	
Seria			tdDO(3) (Note 4-1-3)		(Note 4-1-3)				(1/3)tCYC +0.05	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous transmission/reception mode, a time from SI0RUN being set when serial clock is "H" to the first falling edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

### 2. SIO1 Serial I/O Characteristics (Note 4-2-1)

	В	arameter	Symbol	Pin/Remarks	Conditions			Speci	fication	
	Р	arameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	×	Frequency	tSCK(3)	SCK1(P15)	See Fig.6.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.2 to 5.5	1			-21/2
clock	ı	High level pulse width	tSCKH(3)				1			tCYC
Serial clock	Frequency  Solution  Low level		tSCK(4)	SCK1(P15)	CMOS output selected     See Fig. 6.		2			
	pulse width		tSCKL(4)			2.2 to 5.5	1/2			tSCK
	ŏ	High level pulse width	tSCKH(4)					1/2		IOON
input	Data setup time		tsDI(2)	SB1(P14), SI1(P14)	Must be specified with respect to rising edge of SIOCLK.     See Fig. 6.	001155	0.03			
Serial	Data hold time		thDI(2)			2.2 to 5.5	0.03			
Serial output	Output delay time		tdDO(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK.     Must be specified as the time to the beginning of output state change in open drain output mode.     See Fig. 6.	2.2 to 5.5			(1/3)tCYC +0.05	μs

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

## Pulse Input Conditions at Ta = -20°C to +85°C, VSS1 = VSS2 = VSS3 = 0V

D	0	Pin/Remarks	Can distant			Spe	cification	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72)	<ul><li>Interrupt source flag can be set.</li><li>Event inputs for timer 0 are enabled.</li></ul>	2.2 to 5.5	1			
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1	tter time • Event inputs for timer 0 are		2			
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	Interrupt source flag can be set.     Event inputs for timer 0 are enabled.	2.2 to 5.5	64			tCYC
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	Interrupt source flag can be set.     Event inputs for timer 0 are enabled.	2.2 to 5.5	256			
	tPIH(5) tPIL(5)	MICIN(P87)	The pulses can be counted by the small signal sensor/counter.	2.2 to 5.5	1			
	tPIH(6) tPIL(6)	RMIN(P73)	The pulses can be recognized as signals by the infrared remote control receiver circuit.	2.2 to 5.5	3			RMCK (Note5-1)
	tPIL(7)	RES	Resetting is enabled.	2.2 to 5.5	2000			μs

Note 5-1: RMCK denotes the frequency of the base clock (1tCYC to 128tCYC/subclock source oscillation frequency) for the infrared remote control receiver circuit

### AD Converter Characteristics at $V_{SS}1 = V_{SS}2 = 0V$

### <12bits AD Converter Mode at Ta =-30 to +70°C>

Parameter	Symbol	Pin/Remarks	Conditions		Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Resolution	N	AN0(P80)		3.0 to 5.5		12		bit	
Absolute accuracy	ET	to AN7(P87), AN8(P70),	(Note 6-1)	3.0 to 5.5			±16	LSB	
Conversion	tCAD	AN9(P71),	See conversion time calculation	4.0 to 5.5	32		100		
time		AN10(XT1), AN11(XT2)	formulas. (Note 6-2)	3.0 to 5.5	40		100	μs	
Analog input voltage range	VAIN				V <sub>SS</sub>		$V_{DD}$	٧	
Analog port	IAINH		VAIN=V <sub>DD</sub>				1		
input current	IAINL		VAIN=V <sub>SS</sub>	5	-1			μА	

### <8bits AD Converter Mode at Ta =-30 to +70°C>

Parameter	Cumbal	Pin/Remarks	Conditions			Specific	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Resolution	N	AN0(P80)		3.0 to 5.5		8		bit
Absolute accuracy	ET	to AN7(P87), AN8(P70),	(Note 6-1)	3.0 to 5.5			1.5	LSB
Conversion	tCAD	AN9(P71), AN10(XT1) AN11(XT2)	See "Conversion time calculation	4.0 to 5.5	20		90	
time			method." (Note 6-2)	3.0 to 5.5	40		90	
			See "Conversion time calculation method."  (Note 6-2) Ta=-10 to 50°C	3.0 to 5.5	V <sub>SS</sub>		$V_{DD}$	μs
Analog input voltage range	VAIN			3.0 to 5.5			1	V
Analog port	IAINH		VAIN=V <sub>DD</sub>	3.0 to 5.5	-1			4
input current	IAINL		VAIN=V <sub>SS</sub>	3.0 to 5.5	-1			μА

### <Conversion time calculation method>

12bits AD Converter Mode: tCAD (conversion time) =  $((52/(\text{division ratio})) + 2) \times (1/3) \times \text{tCYC}$ 8bits AD Converter Mode: tCAD (conversion time) =  $((32/(\text{division ratio})) + 2) \times (1/3) \times \text{tCYC}$ 

### <Recommended Operating Conditions>

External	Supply Voltage			AD Frequency	Conversion Time (tCAD)[μs]		
oscillator FmCF[MHz]	Range V <sub>DD</sub> [V]	Division (SYSDIV)	Cycle Time tCYC [ns]	Division Ratio (ADDIV)	12-bit AD	8-bit AD	
40	4.0 to 5.5	1/1	250	1/8	34.8	21.5	
12	3.0 to 5.5	1/1	250	1/16	69.5	42.8	

Note 6-1: The quantization error ( $\pm 1/2$ LSB) is excluded from the absolute accuracy value. The absolute accuracy refers to the accuracy that is measured while there is no change in the I/O state of the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the time the complete digital- conversion-value corresponding to the analog input value is loaded in the required register.

# $\textbf{Consumption Current Characteristics} \ \ \text{at } \ Ta = -20^{\circ}C \ \ \text{to} \ +85^{\circ}C, \ V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Symbol	Pin/Rema	Conditions			Specific	cation	
Falameter	Symbol	rks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2 =V <sub>DD</sub> 3	FmCF=12MHz ceramic oscillation mode     FmX'tal=32.768kHz crystal oscillation mode     System clock set to 12MHz side	4.5 to 5.5		8.2	18.0	
(Note 7-1)	IDDOP(2)		Internal RC oscillation stopped     Multifrequency RC oscillation stopped     1/1 frequency division ratio	3.0 to 3.6		4.8	10.6	
	IDDOP(3)		FmCF=8MHz ceramic oscillation mode     FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		6.4	13.9	
	IDDOP(4)		System clock set to 8MHz side     Internal RC oscillation stopped	3.0 to 3.6		3.8	8.8	
	IDDOP(5)		Multifrequency RC oscillation stopped     1/1 frequency division ratio	2.5 to 3.0		3.0	6.7	
	IDDOP(6)		FmCF=4MHz ceramic oscillation mode     FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		3.9	8.5	
	IDDOP(7)		Internal RC oscillation stopped	3.0 to 3.6		2.5	5.2	
	IDDOP(8)		Multifrequency RC oscillation stopped     1/2 frequency division ratio			2.1	4.3	mA
	IDDOP(9)		FmX'tal=32.768kHz crystal oscillation mode System clock set to internal RC oscillation Multifrequency RC oscillation stopped 1/2 frequency division ratio FmCF=0Hz (oscillation stopped)	4.5 to 5.5		0.7	1.6	
	IDDOP(10)			3.0 to 3.6		0.4	0.9	
	IDDOP(11)			2.2 to 3.0		0.3	0.7	
	IDDOP(12)			4.5 to 5.5		7.6	16.7	
	IDDOP(13)		System clock set to 10MHz multifrequency     RC oscillation     1/1 frequency division ratio	3.0 to 3.6		4.3	9.5	
	IDDOP(14)		FmCF=0Hz (oscillation stopped)     FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		4.1	8.9	
	IDDOP(15)		Internal RC oscillation stopped     System clock set to 4MHz multifrequency	3.0 to 3.6		2.3	5.0	
	IDDOP(16)		RC oscillation • 1/1 frequency division ratio	2.2 to 3.0		2.0	4.1	
	IDDOP(17)		FmCF=0Hz (oscillation stopped)     FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		41.8	171.4	
	IDDOP(18)		System clock set to 32.768kHz side     Internal RC oscillation stopped     Multifrequency RC oscillation stopped     1/2 frequency division ratio			17.7	84.3	μΑ
	IDDOP(19)					13	67.2	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Continued from preceding page.

Parameter	Symbol	Pin/	Conditions			Specif	ication	
	,	Remarks		V <sub>DD</sub> [V]	min	typ	max	unit
HALT mode consumption current	IDDHALT(1)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2 =V <sub>DD</sub> 3	HALT mode  • FmCF=12MHz ceramic oscillation  • FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		3.7	8.2	
(Note 7-1)	IDDHALT(2)		System clock set to 12MHz side.     Internal RC oscillation stopped     Multifrequency RC oscillation stopped     1/1 frequency division ratio	3.0 to 3.6		1.9	4.3	
	IDDHALT(3)		HALT mode • FmCF=8MHz ceramic oscillation mode	4.5 to 5.5		6.4	13.9	
	IDDHALT(4)		FmX'tal=32.768kHz crystal oscillation mode     System clock set to 8MHz side     Internal RC oscillation stopped	3.0 to 3.6		3.8	8.8	
	IDDHALT(5)		Multifrequency RC oscillation stopped     1/1 frequency division ratio	2.5 to 3.0		3.0	6.7	
	IDDHALT(6)		HALT mode  • FmCF=4MHz ceramic oscillation mode  • FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		3.9	8.5	
	IDDHALT(7)		System clock set to 4MHz side     Internal RC oscillation stopped	3.0 to 3.6		2.5	5.2	
	IDDHALT(8)		Multifrequency RC oscillation stopped     1/2 frequency division ratio	2.2 to 3.0		2.1	4.3	mA
	IDDHALT(9)		HALT mode • FmCF=0Hz (oscillation stopped)	4.5 to 5.5		0.4	0.9	
	IDDHALT(10)		FmX'tal=32.768kHz crystal oscillation mode     System clock set to internal RC oscillation	3.0 to 3.6		0.18	0.4	
	IDDHALT(11)		Multifrequency RC oscillation stopped     1/2 frequency division ratio	2.2 to 3.0		0.13	0.3	
	IDDHALT(12)		HALT mode  • FmCF=0Hz (oscillation stopped)  • FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		3.4	7.3	
	IDDHALT(13)		Internal RC oscillation stopped     System clock set to 10MHz multifrequency RC oscillation     1/1 frequency division ratio	3.0 to 3.6		1.7	3.7	
	IDDHALT(14)		HALT mode • FmCF=0Hz (oscillation stopped)	4.5 to 5.5		1.7	3.9	
	IDDHALT(15)		FmX'tal=32.768kHz crystal oscillation mode     Internal RC oscillation stopped     System clock set to 4MHz multifrequency RC	3.0 to 3.6		0.8	1.8	
	IDDHALT(16)		oscillation • 1/1 frequency division ratio	2.2 to 3.0		0.6	1.4	
	IDDHALT(17)		HALT mode • FmCF=0Hz (oscillation stopped)	4.5 to 5.5		25.7	141.9	
	IDDHALT(18)		FmX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side     Internal RC oscillation stopped	3.0 to 3.6		8.3	66.6	
HOLD mode consumption	IDDHALT(19)		Multifrequency RC oscillation stopped     1/2 frequency division ratio	2.2 to 3.0		5.2	52.3	
	IDDHOLD(1)	V <sub>DD</sub> 1	HOLD mode	4.5 to 5.5		0.14	28.0	μΑ
	IDDHOLD(2)		• CF1=V <sub>DD</sub> or open	3.0 to 3.6		0.03	19.0	
current	IDDHOLD(3)	<u> </u>	(external clock mode)	2.2 to 3.0		0.03	16.0	
Clock	IDDHOLD(4)	V <sub>DD</sub> 1	Clock HOLD mode	4.5 to 5.5		21.9	80	
HOLD mode	IDDHOLD(5)	1	• CF1=V <sub>DD</sub> or open	3.0 to 3.6		6.3	37	
consumption	IDDHOLD(6)		(external clock mode)  • FmX'tal=32.768kHz crystal oscillation mode	2.2 to 3.0		3.6	30	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

# F-ROM Programming Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Doromotor	Symbol	ool Pin/Remarks	Conditions		Specification				
Parameter	Symbol		Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Onboard programming current	IDDFW(1)	V <sub>DD</sub> 1	128-byte programming     Erasing current included	3.0 to 5.5				mA	
Programming time	tFW(1)		<ul><li>128-byte programming</li><li>Erasing current included</li><li>Time for setting up 128-byte data is excluded.</li></ul>	3.0 to 5.5				ms	

### **UART (Full Duplex) Operating Conditions** at Ta = -20 to +85°C, VSS1 = VSS2 = VSS3 = 0V


Danamatan	Symbol	Symbol Pin/Remarks	O an aliki a ma		Specification				
Parameter			Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Transfer rate	UBR	UTX(P00), URX(P01)		2.2 to 5.5	16/3		8192/3	tCYC	

Data length: 7/8/9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission mode)

Parity bits: None

Example of 8-bit Data Transmission Mode Processing (Transmit Data=55H)



Example of 8-bit Data Reception Mode Processing (Receive Data=55H)



\*When using UART, set POLDDR (PODDR: Bit0) to "0"

### Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1	Characteristics	of a Sam	nle Main S	System Clock	Oscillator	Circuit with	a Ceramic Oscillator
I abic I	Characteristics	or a Sam	pic main s	y Stelli Cioek	Oscillator	Circuit with	a Ceranne Oscinator

Nominal	Vendor	0	Circuit Constant			Operating Voltage	Oscillation Stabilization Time		D I	
Frequency	Name	Oscillator Name	C1 [pF]	C2 [pF]	Rf1 [Ω]	Rd1 [Ω]	Range [V]	typ [ms]	max	Remarks
			[bi]	[bi]	[52]	[22]	[v]	[IIIS]	[ms]	-
12MHz MURATA		RATA CSTCE12M0G52-R0		(10)	Open	2.2k	2.8 to 5.5			Built-in
12111112	WORATA	C31CL 12100G32-10	(10)	(10)	Орсп	2.21	2.0 10 3.3			C1, C2
8MHz	MURATA	CSTCE8M00G52-R0	(10)	(10)	Open	1.0k	0 F to F F			Built-in
SIVIHZ	MURATA	CSTLS8M00G52-R0	(15)	(15)	Open	1.0k	2.5 to 5.5			C1, C2
4MHz	MURATA	CSTCR4M00F53-R0	(15)	(15)	Open	2.2k	0.4 to F.F.			Built-in
		CSTLS4M0053-B0	(15)	(15)	Open	2.2k	2.1 to 5.5			C1, C2

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V<sub>DD</sub> goes above the operating voltage lower limit (see Figure 4).

### **Characteristics of a Sample Subsystem Clock Oscillator Circuit**

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating	Oscillation Stabilization Time		Domarko
			C3	C4	Rf2	Rd2	Voltage Range [V]	typ	max	Remarks
			[pF]	[pF]	$[\Omega]$	[Ω]		[s]	[s]	
32.768kHz										

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Caution: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.





Figure 1 CF Oscillator Circuit


Figure 2 XT Oscillator Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



### Note:

Determine the value of  $C_{RES}$  and  $R_{RES}$  so that the reset signal is present for a period of 200 $\mu$ s after the supply voltage goes beyond the lower limit of the IC's operating voltage.

Figure 5 Reset Circuit




Figure 6 Serial I/O Waveforms




Figure 7 Pulse Input Timing Signal Waveform




Figure 8 LCD Bias Resistors

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of August, 2006. Specifications and information herein are subject to change without notice.