CMOS LSI



Preliminary

Overview

The LC895170W is an upwardly compatible version of the LC89517K that supports a larger external buffer RAM capacity and is provided in a more compact package.

Functions

• CD-ROM ECC function, subcode read function, AT interface

Features

• Support for double-speed operation at a 16.9344 MHz operating frequency

Either SRAM (120 ns), DRAM (80 ns), or PSRAM (85 ns) can be used.

- Support for quad-speed operation at a 33.8688 MHz operating frequency
- SRAM (70 ns) must be used.
- On-chip 12-byte output FIFO for sub-CPU to host computer transfers
- On-chip 12-byte input FIFO for host computer to sub-CPU transfers
- Subcode data can be written to SRAM by connecting the CD-DSP SUB-CODE pin and the sub-CPU can read the subcode values.
- The sub-CPU can access buffer RAM through the LC895170W.
- On-chip data transfer function for buffer RAM to buffer RAM transfers
- Pseudo-SRAM (up to 128 kwords × 8 bits × 1) can be used.
- DRAM (256 kwords × 4 bits × 2, or 1 Mwords × 4 bits × 2) can be used.
- Transfer speed: 2.8 Mbytes/s (The transfer speed depends on the operating frequency.)
- Operating frequencies: 16.9344 MHz (double speed) or 33.8688 MHz (quad speed)

Package Dimensions

unit: mm 3181-SQFP100



SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Block Diagram



Pin Assignment



Pin Functions

.

RA9 RA10 RA11	0	
	1 0	
RA11	0	
LIMIT .	0	
RA12	0	Data buffer RAM address signal outputs
RA13	0	
RA14	0	
RA15	0	
V _{SS}	P	
100	В	
IO1	В	
102	В	
103	В	Data buffer RAM data signal outputs
104	в	Pull-up resistors on chip
IO5	В	
106	В	
107	В	
	P	
	P	
	_	Host data signals
		Pull-up resistors on chip
		Not data signala
		Host data signals Pull-up resistors on chip
*55		
Vac		
*55		
· ·	-	
Vee		
		Host chip select signal input
	+	Host compand/data selection signal input
•		
		Host data write signal input
		Host data read signal input
		Host oata read signal input Host wait signal. Can be switched to function as a DRQ signal.
		Data enable signal output
		Status enable signal output
		End of process signal output. Used during DMA data transfers.
		Data buffer RAM address signal outputs
		Host data transfer mode selection signal input
	V _{SS} IO0 IO1 IO2 IO3 IO4 IO5 IO6	V _{SS} P IO0 B IO1 B IO2 B IO3 B IO4 B IO5 B IO6 B IO7 B V _{DD} P V _{DD} P V _{DD} P V _{DD} P V _{SS} P HD0 B HD1 B HD2 B HD3 B V _{SS} P HD6 B HD7 B V _{SS} P V _{SS} P

٠

Continued on next page.

Continued from preceding page.

Type: 1: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: Unconnected pin

Pin No.	Pin	Туре	Type: 1: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: Unconnected pin Function
51	RD		Microprocessor data read signal input
52	ŴR	1	Microprocessor data write signal input
53	ĊŚ		Chip select signal input (from microprocessor)
54	RS		Register selection signal
55	V _{DD}	Р	
56	V _{SS}	P	
57	D0	В	
58	D1	В	
59	D2	В	
60	D3	В	Microprocessor data signals
61	D4	В	Pull-up resistors on chip
62	D5	B	
63	D6	8	
64	D7	8	
65	V _{SS}		
			Interrupt request signal output (to the microprocessor)
66	ÎNT	0	Open-drain output with on-chip pull-up resistor
67	SWAIT	0	Sub-CPU wait signal
68	TESTO	1	
69	TEST1	1	
70	TEST2		Test inputs should be tied low in normal operation.
71	TEST3	- · · ·	
72	EXCK	0	
73	WFCK	1	
74	SBSO	1	Subcode I/O pins
75	SCOR		
76	V _{DD}	P	and the second
77	SDATA	1	Serial data input
78	ВСК		Serial data input clock
79	LRCK		44.1 kHz strobe signal input
80	C2PO		C2 pointer input
81	V _{SS}	P	
82	XTALCK		Crystal oscillator circuit input
83	XTAL	0	Crystal oscillator circuit output
84	MCK	0	XTALCK-divided-by-2 output
85	RESET	1	Reset. The LC895170W is reset on a low level input.
86	RCS	0	RAM chip select
87	RWE	0	RAM data write signal
88	ROE	- 0	RAM data read signal
89	V _{DD}		
90			
	V _{SS} RA0	Р 0	
91	RA1	0	
92			
93	RA2	0	
94	RA3	0	Data buffer RAM address signals output.
95	RA4	0	
96	RA5	0	
97	RA6	0	
98	RA7	0	
99	V _{SS}	Р	
100	RA8	0	Data buffer RAM address signal output.

.

.

Specifications

Absolute Maximum Ratings at $V_{SS} = 0 V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	Ta = 25°C	-0.3 to +7.0	V
I/O voltages	V _I V _O	Ta = 25°C	-0.3 to V _{DD} + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 70°C	350	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering thermal stress limit (pins only)		10 seconds	260	°C

Allowable Operating Ranges at Ta = -30 to +70°C, V_{SS} = 0 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}		4.5	5.0	5.5	V
Input voltage range	V _{IN}		0		V _{DD}	v

DC Characteristics at Ta = -30 to +70°C, $V_{SS} = 0$ V, $V_{DD} = 4.5$ to 5.5 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Input high level voltage	V _{IH1}		2.2		1	V
Input low level voltage	V _{IL1}	All input pins other than (1) and XTALCK		<u> </u>	0.8	V
Input high level voltage	V _{IH2}	RESET, all bus pins (HRD, HWR, ENABLE, CMD, RD,	2.5			V
Input low level voltage	V _{IL2}	CS, WR, WFCK, SBSO, SCOR) (1)			0.6	V
Output high level voltage	V _{OH1}	$I_{OH1} = -2$ mA: All output pins (including bus pins) other than (2) and XTALCK	2.4			v
Output low level voltage	V _{OL1}	I _{OL1} = 2 mA: All output pins (including bus pins) other than (2) and XTALCK			0.4	v
Output low level voltage	V _{OL2}	I _{OL2} = 2 mA: INT (on-chip pull-up resistor, open drain) (2)			0.4	V
Output high level voltage	V _{OH3}	I _{OH3} = -6 mA: HD0 to HD7	2.4			V
Output low level voltage	V _{OL3}	I _{OL3} = 6 mA: HD0 to HD7			0.4	V
Input leakage current	۱ <u>ر</u>	V ₁ = V _{SS} , V _{DD} : All input pins	-25		+25	μΑ
Pull-up resistance	RUP	All bus pins, INT	40	80	160	kΩ

No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
Anyone purchasing any products described or contained herein for an above-mentioned use shall:

 Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and employees jointly or severally.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed to the several of the provement of the several of the sever

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.